 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| REJ09B0436-0100 16 H8/38537 Group Hardware Manual Renesas 16-Bit Single-Chip Microcomputer H8 Family / H8/300H Super Low Power Series H8/38532 H8/38533 H8/38534 H8/38535 H8/38536 H8/38537 Rev.1.00 Revision Date: May 30, 2008 Rev. 1.00 May 30, 2008 Page ii of xx Notes regarding these materials 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document. 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples. 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations. 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com ) 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document. 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above. 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems (2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.) (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications. 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges. 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you. 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment. 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas. 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries. Rev. 1.00 May 30, 2008 Page iii of xx General Precautions in the Handling of MPU/MCU Products The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence. 1. Handling of Unused Pins Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual. 2. Processing at Power-on The state of the product is undefined at the moment when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified. 3. Prohibition of Access to Reserved Addresses Access to reserved addresses is prohibited. The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed. 4. Clock Signals After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized. When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable. 5. Differences between Products Before changing from one product to another, i.e. to one with a different type number, confirm that the change will not lead to problems. The characteristics of MPU/MCU in the same group but having different type numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different type numbers, implement a system-evaluation test for each of the products. Rev. 1.00 May 30, 2008 Page iv of xx How to Use This Manual 1. Objective and Target Users This manual was written to explain the hardware functions and electrical characteristics of this LSI to the target users, i.e. those who will be using this LSI in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logic circuits, and microcomputers. This manual is organized in the following items: an overview of the product, descriptions of the CPU, system control functions, and peripheral functions, electrical characteristics of the device, and usage notes. When designing an application system that includes this LSI, take all points to note into account. Points to note are given in their contexts and at the final part of each section, and in the section giving usage notes. The list of revisions is a summary of major points of revision or addition for earlier versions. It does not cover all revised items. For details on the revised points, see the actual locations in the manual. The following documents have been prepared for the H8/38537 Group. Before using any of the documents, please visit our web site to verify that you have the most up-to-date available version of the document. Document Type Data Sheet Hardware Manual Contents Overview of hardware and electrical characteristics Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, and timing charts) and descriptions of operation Detailed descriptions of the CPU and instruction set Examples of applications and sample programs Preliminary report on the specifications of a product, document, etc. Document Title H8/38537 Group Hardware Manual Document No. This manual Software Manual Application Note Renesas Technical Update H8/300H Series Software Manual REJ09B0213 The latest versions are available from our web site. Rev. 1.00 May 30, 2008 Page v of xx 2. Description of Numbers and Symbols Aspects of the notations for register names, bit names, numbers, and symbolic names in this manual are explained below. (1) Overall notation In descriptions involving the names of bits and bit fields within this manual, the modules and registers to which the bits belong may be clarified by giving the names in the forms "module name"."register name"."bit name" or "register name"."bit name". (2) Register notation The style "register name"_"instance number" is used in cases where there is more than one instance of the same function or similar functions. [Example] CMCSR_0: Indicates the CMCSR register for the compare-match timer of channel 0. (3) Number notation Binary numbers are given as B'nnnn (B' may be omitted if the number is obviously binary), hexadecimal numbers are given as H'nnnn or 0xnnnn, and decimal numbers are given as nnnn. [Examples] Binary: B'11 or 11 Hexadecimal: H'EFA0 or 0xEFA0 Decimal: 1234 (4) Notation for active-low An overbar on the name indicates that a signal or pin is active-low. [Example] WDTOVF (4) (2) 14.2.2 Compare Match Control/Status Register_0, _1 (CMCSR_0, CMCSR_1) CMCSR indicates compare match generation, enables or disables interrupts, and selects the counter input clock. Generation of a WDTOVF signal or interrupt initializes the TCNT value to 0. 14.3 Operation 14.3.1 Interval Count Operation When an internal clock is selected with the CKS1 and CKS0 bits in CMCSR and the STR bit in CMSTR is set to 1, CMCNT starts incrementing using the selected clock. When the values in CMCNT and the compare match constant register (CMCOR) match, CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1. When the CKS1 and CKS0 bits are set to B'01 at this time, a f/4 clock is selected. Rev. 0.50, 10/04, page 416 of 914 (3) Note: The bit names and sentences in the above figure are examples and have nothing to do with the contents of this manual. Rev. 1.00 May 30, 2008 Page vi of xx 3. Description of Registers Each register description includes a bit chart, illustrating the arrangement of bits, and a table of bits, describing the meanings of the bit settings. The standard format and notation for bit charts and tables are described below. [Table of Bits] (1) Bit 15 14 13 to 11 10 9 (2) Bit Name - - ASID2 to ASID0 - - - (3) (4) Description Reserved These bits are always read as 0. Address Identifier These bits enable or disable the pin function. Reserved This bit is always read as 0. Reserved This bit is always read as 1. (5) Initial Value R/W 0 0 All 0 0 1 0 R R R/W R R Note: The bit names and sentences in the above figure are examples, and have nothing to do with the contents of this manual. (1) Bit Indicates the bit number or numbers. In the case of a 32-bit register, the bits are arranged in order from 31 to 0. In the case of a 16-bit register, the bits are arranged in order from 15 to 0. (2) Bit name Indicates the name of the bit or bit field. When the number of bits has to be clearly indicated in the field, appropriate notation is included (e.g., ASID[3:0]). A reserved bit is indicated by "-". Certain kinds of bits, such as those of timer counters, are not assigned bit names. In such cases, the entry under Bit Name is blank. (3) Initial value Indicates the value of each bit immediately after a power-on reset, i.e., the initial value. 0: The initial value is 0 1: The initial value is 1 -: The initial value is undefined (4) R/W For each bit and bit field, this entry indicates whether the bit or field is readable or writable, or both writing to and reading from the bit or field are impossible. The notation is as follows: R/W: The bit or field is readable and writable. R/(W): The bit or field is readable and writable. However, writing is only performed to flag clearing. R: The bit or field is readable. "R" is indicated for all reserved bits. When writing to the register, write the value under Initial Value in the bit chart to reserved bits or fields. W: The bit or field is writable. (5) Description Describes the function of the bit or field and specifies the values for writing. Rev. 1.00 May 30, 2008 Page vii of xx 4. Description of Abbreviations The abbreviations used in this manual are listed below. * Abbreviations used in this manual Description Asynchronous communication interface adapter Bits per second Cyclic redundancy check Direct memory access Direct memory access controller Global System for Mobile Communications High impedance Inter Equipment Bus (IEBus is a trademark of NEC Electronics Corporation.) Input/output Infrared Data Association Least significant bit Most significant bit No connection Phase-locked loop Pulse width modulation Special function register Subscriber Identity Module Universal asynchronous receiver/transmitter Voltage-controlled oscillator Abbreviation ACIA bps CRC DMA DMAC GSM Hi-Z IEBus I/O IrDA LSB MSB NC PLL PWM SFR SIM UART VCO Rev. 1.00 May 30, 2008 Page viii of xx 5. List of Product Specifications Below is a table listing the product specifications for each group. H8/38537 Group Item Memory Operating voltage and operating frequency ROM RAM 4.5 to 5.5 V 2.7 to 5.5 V 1.8 to 5.5 V 2.7 to 3.6 V 1.8 to 3.6 V Input Output I/O Clock (timer A) Reload (timer C) Compare (timer F) Capture (timer G) AEC WDT WDT (discrete) UART/Synchronous Flash Memory 32 K, 60 Kbytes 2 Kbytes 16 MHz 16 MHz -- -- -- 9 -- 55 1 1 1 1 1 -- 1 2 ch 10 bit x 8 ch 32 4 13(8) Mask ROM 16 K, 24 K, 32 K, 40 K, 48 K, 60 Kbytes 1 Kbyte, 2 Kbytes 16 MHz 16 MHz -- -- -- 9 -- 55 1 1 1 1 1 -- 1 2 ch 10 bit x 8 ch 32 4 13(8) I/O ports Timers SCI A-D (resolution x input channels) LCD seg com External interrupt (internal wakeup) Package Operating temperature FP-80A FP-80A TFP-80C TFP-80C Standard specifications: -20 to 75C, WTR: -40 to 85C All trademarks and registered trademarks are the property of their respective owners. Rev. 1.00 May 30, 2008 Page ix of xx Contents Section 1 Overview ............................................................................................... 1 1.1 Features................................................................................................................................. 1 1.1.1 Application ........................................................................................................... 1 1.1.2 Overview of Specifications................................................................................... 2 List of Products..................................................................................................................... 6 Block Diagram...................................................................................................................... 8 Pin Assignment..................................................................................................................... 9 Pin Functions ...................................................................................................................... 10 1.2 1.3 1.4 1.5 Section 2 CPU ..................................................................................................... 15 2.1 2.2 Address Space and Memory Map ....................................................................................... 16 Register Configuration........................................................................................................ 23 2.2.1 General Registers................................................................................................ 24 2.2.2 Program Counter (PC) ........................................................................................ 25 2.2.3 Condition-Code Register (CCR)......................................................................... 25 Data Formats....................................................................................................................... 27 2.3.1 General Register Data Formats........................................................................... 27 2.3.2 Memory Data Formats ........................................................................................ 29 Instruction Set..................................................................................................................... 30 2.4.1 Table of Instructions Classified by Function ...................................................... 30 2.4.2 Basic Instruction Formats ................................................................................... 40 Addressing Modes and Effective Address Calculation....................................................... 41 2.5.1 Addressing Modes .............................................................................................. 41 2.5.2 Effective Address Calculation ............................................................................ 45 Basic Bus Cycle.................................................................................................................. 47 2.6.1 Access to On-Chip Memory (RAM, ROM)........................................................ 47 2.6.2 On-Chip Peripheral Modules .............................................................................. 48 CPU States .......................................................................................................................... 49 Usage Notes ........................................................................................................................ 51 2.8.1 Notes on Data Access to Empty Areas ............................................................... 51 2.8.2 EEPMOV Instruction.......................................................................................... 51 2.8.3 Bit-Manipulation Instruction .............................................................................. 51 2.8.4 Notes on Use of the EEPMOV Instruction ......................................................... 57 2.3 2.4 2.5 2.6 2.7 2.8 Section 3 Exception Handling ............................................................................. 59 3.1 Overview ............................................................................................................................ 59 Rev. 1.00 May 30, 2008 Page x of xx 3.2 3.3 3.4 Reset ................................................................................................................................... 59 3.2.1 Overview............................................................................................................. 59 3.2.2 Reset Sequence ................................................................................................... 59 3.2.3 Interrupt Immediately after Reset ....................................................................... 60 Interrupts............................................................................................................................. 61 3.3.1 Overview............................................................................................................. 61 3.3.2 Interrupt Control Registers ................................................................................. 63 3.3.3 External Interrupts .............................................................................................. 73 3.3.4 Internal Interrupts ............................................................................................... 74 3.3.5 Interrupt Operations ............................................................................................ 74 3.3.6 Interrupt Response Time..................................................................................... 79 Application Notes ............................................................................................................... 80 3.4.1 Notes on Stack Area Use .................................................................................... 80 3.4.2 Notes on Rewriting Port Mode Registers............................................................ 81 3.4.3 Method for Clearing Interrupt Request Flags ..................................................... 83 Section 4 Clock Pulse Generators........................................................................85 4.1 Overview............................................................................................................................. 85 4.1.1 Block Diagram.................................................................................................... 85 4.1.2 System Clock and Subclock................................................................................ 85 System Clock Generator ..................................................................................................... 86 Subclock Generator............................................................................................................. 89 Prescalers ............................................................................................................................ 91 Note on Oscillators ............................................................................................................. 92 4.5.1 Definition of Oscillation Stabilization Wait Time .............................................. 93 4.5.2 Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscillator Element) ............................................................ 95 4.2 4.3 4.4 4.5 Section 5 Power-Down Modes ............................................................................97 5.1 5.2 Overview............................................................................................................................. 97 5.1.1 System Control Registers.................................................................................. 100 Sleep Mode ....................................................................................................................... 104 5.2.1 Transition to Sleep Mode.................................................................................. 104 5.2.2 Clearing Sleep Mode......................................................................................... 105 5.2.3 Clock Frequency in Sleep (Medium-Speed) Mode........................................... 105 Standby Mode ................................................................................................................... 105 5.3.1 Transition to Standby Mode.............................................................................. 105 5.3.2 Clearing Standby Mode .................................................................................... 106 5.3.3 Oscillator Settling Time after Standby Mode is Cleared .................................. 107 5.3.4 Standby Mode Transition and Pin States .......................................................... 107 Rev. 1.00 May 30, 2008 Page xi of xx 5.3 5.4 5.5 5.6 5.7 5.8 5.9 5.3.5 Notes on External Input Signal Changes before/after Standby Mode............... 108 Watch Mode...................................................................................................................... 110 5.4.1 Transition to Watch Mode ................................................................................ 110 5.4.2 Clearing Watch Mode....................................................................................... 110 5.4.3 Oscillator Settling Time after Watch Mode is Cleared ..................................... 110 5.4.4 Notes on External Input Signal Changes before/after Watch Mode ................. 111 Subsleep Mode.................................................................................................................. 111 5.5.1 Transition to Subsleep Mode ............................................................................ 111 5.5.2 Clearing Subsleep Mode................................................................................... 111 Subactive Mode ................................................................................................................ 112 5.6.1 Transition to Subactive Mode........................................................................... 112 5.6.2 Clearing Subactive Mode.................................................................................. 112 5.6.3 Operating Frequency in Subactive Mode.......................................................... 112 Active (Medium-Speed) Mode ......................................................................................... 113 5.7.1 Transition to Active (Medium-Speed) Mode.................................................... 113 5.7.2 Clearing Active (Medium-Speed) Mode........................................................... 113 5.7.3 Operating Frequency in Active (Medium-Speed) Mode................................... 113 Direct Transfer.................................................................................................................. 114 5.8.1 Overview of Direct Transfer............................................................................. 114 5.8.2 Direct Transition Times .................................................................................... 115 5.8.3 Notes on External Input Signal Changes before/after Direct Transition........... 117 Module Standby Mode...................................................................................................... 118 5.9.1 Setting Module Standby Mode ......................................................................... 118 5.9.2 Clearing Module Standby Mode....................................................................... 118 5.9.3 Usage Note........................................................................................................ 120 Section 6 ROM .................................................................................................. 121 6.1 6.2 Overview .......................................................................................................................... 121 Flash Memory Overview .................................................................................................. 121 6.2.1 Features............................................................................................................. 121 6.2.2 Block Diagram.................................................................................................. 122 6.2.3 Block Configuration ......................................................................................... 123 6.2.4 Register Configuration...................................................................................... 125 Descriptions of Registers of the Flash Memory................................................................ 126 6.3.1 Flash Memory Control Register 1 (FLMCR1).................................................. 126 6.3.2 Flash Memory Control Register 2 (FLMCR2).................................................. 129 6.3.3 Erase Block Register (EBR) ............................................................................. 130 6.3.4 Flash Memory Power Control Register (FLPWCR)......................................... 131 6.3.5 Flash Memory Enable Register (FENR)........................................................... 132 6.3 Rev. 1.00 May 30, 2008 Page xii of xx 6.4 6.5 6.6 6.7 6.8 On-Board Programming Modes........................................................................................ 133 6.4.1 Boot Mode ........................................................................................................ 133 6.4.2 Programming/Erasing in User Program Mode.................................................. 136 Flash Memory Programming/Erasing............................................................................... 137 6.5.1 Program/Program-Verify .................................................................................. 137 6.5.2 Erase/Erase-Verify............................................................................................ 140 6.5.3 Interrupt Handling when Programming/Erasing Flash Memory....................... 140 Program/Erase Protection ................................................................................................. 142 6.6.1 Hardware Protection ......................................................................................... 142 6.6.2 Software Protection........................................................................................... 142 6.6.3 Error Protection................................................................................................. 142 Programmer Mode ............................................................................................................ 143 6.7.1 Socket Adapter.................................................................................................. 143 6.7.2 Programmer Mode Commands ......................................................................... 143 6.7.3 Memory Read Mode ......................................................................................... 146 6.7.4 Auto-Program Mode ......................................................................................... 149 6.7.5 Auto-Erase Mode.............................................................................................. 151 6.7.6 Status Read Mode ............................................................................................. 152 6.7.7 Status Polling .................................................................................................... 154 6.7.8 Programmer Mode Transition Time ................................................................. 155 6.7.9 Notes on Memory Programming....................................................................... 155 Power-Down States for Flash Memory............................................................................. 156 Section 7 RAM ..................................................................................................157 7.1 Overview........................................................................................................................... 157 7.1.1 Block Diagram.................................................................................................. 157 Section 8 I/O Ports .............................................................................................159 8.1 8.2 Overview........................................................................................................................... 159 Port 1................................................................................................................................. 161 8.2.1 Overview........................................................................................................... 161 8.2.2 Register Configuration and Description............................................................ 161 8.2.3 Pin Functions .................................................................................................... 166 8.2.4 Pin States .......................................................................................................... 168 8.2.5 MOS Input Pull-Up........................................................................................... 168 Port 3................................................................................................................................. 169 8.3.1 Overview........................................................................................................... 169 8.3.2 Register Configuration and Description............................................................ 169 8.3.3 Pin Functions .................................................................................................... 175 8.3.4 Pin States .......................................................................................................... 177 Rev. 1.00 May 30, 2008 Page xiii of xx 8.3 8.4 8.5 8.6 8.7 8.8 8.9 8.10 8.11 8.3.5 MOS Input Pull-Up........................................................................................... 177 Port 4................................................................................................................................. 178 8.4.1 Overview .......................................................................................................... 178 8.4.2 Register Configuration and Description ........................................................... 178 8.4.3 Pin Functions .................................................................................................... 179 8.4.4 Pin States .......................................................................................................... 180 Port 5................................................................................................................................. 181 8.5.1 Overview .......................................................................................................... 181 8.5.2 Register Configuration and Description ........................................................... 181 8.5.3 Pin Functions .................................................................................................... 184 8.5.4 Pin States .......................................................................................................... 184 8.5.5 MOS Input Pull-Up........................................................................................... 185 Port 6................................................................................................................................. 185 8.6.1 Overview .......................................................................................................... 185 8.6.2 Register Configuration and Description ........................................................... 186 8.6.3 Pin Functions .................................................................................................... 187 8.6.4 Pin States .......................................................................................................... 188 8.6.5 MOS Input Pull-Up........................................................................................... 188 Port 7................................................................................................................................. 189 8.7.1 Overview .......................................................................................................... 189 8.7.2 Register Configuration and Description ........................................................... 189 8.7.3 Pin Functions .................................................................................................... 191 8.7.4 Pin States .......................................................................................................... 191 Port 8................................................................................................................................. 192 8.8.1 Overview .......................................................................................................... 192 8.8.2 Register Configuration and Description ........................................................... 192 8.8.3 Pin Functions .................................................................................................... 194 8.8.4 Pin States .......................................................................................................... 195 Port A................................................................................................................................ 195 8.9.1 Overview .......................................................................................................... 195 8.9.2 Register Configuration and Description ........................................................... 196 8.9.3 Pin Functions .................................................................................................... 197 8.9.4 Pin States .......................................................................................................... 198 Port B................................................................................................................................ 198 8.10.1 Overview .......................................................................................................... 198 8.10.2 Register Configuration and Description ........................................................... 199 Input/Output Data Inversion Function .............................................................................. 200 8.11.1 Overview .......................................................................................................... 200 8.11.2 Register Configuration and Descriptions.......................................................... 200 8.11.3 Note on Modification of Serial Port Control Register ...................................... 203 Rev. 1.00 May 30, 2008 Page xiv of xx 8.12 Application Note............................................................................................................... 203 8.12.1 The Management of the Un-Use Terminal ....................................................... 203 Section 9 Timers ................................................................................................205 9.1 9.2 Overview........................................................................................................................... 205 Timer A............................................................................................................................. 207 9.2.1 Overview........................................................................................................... 207 9.2.2 Register Descriptions ........................................................................................ 209 9.2.3 Timer Operation................................................................................................ 213 9.2.4 Timer A Operation States ................................................................................. 214 9.2.5 Application Note............................................................................................... 214 Timer C............................................................................................................................. 215 9.3.1 Overview........................................................................................................... 215 9.3.2 Register Descriptions ........................................................................................ 217 9.3.3 Timer Operation................................................................................................ 220 9.3.4 Timer C Operation States.................................................................................. 222 9.3.5 Usage Note........................................................................................................ 223 Timer F ............................................................................................................................. 224 9.4.1 Overview........................................................................................................... 224 9.4.2 Register Descriptions ........................................................................................ 227 9.4.3 CPU Interface ................................................................................................... 235 9.4.4 Operation .......................................................................................................... 237 9.4.5 Application Notes ............................................................................................. 241 Timer G............................................................................................................................. 245 9.5.1 Overview........................................................................................................... 245 9.5.2 Register Descriptions ........................................................................................ 247 9.5.3 Noise Canceler.................................................................................................. 253 9.5.4 Operation .......................................................................................................... 255 9.5.5 Application Notes ............................................................................................. 260 9.5.6 Timer G Application Example.......................................................................... 264 Watchdog Timer ............................................................................................................... 265 9.6.1 Overview........................................................................................................... 265 9.6.2 Register Descriptions ........................................................................................ 266 9.6.3 Timer Operation................................................................................................ 271 9.6.4 Watchdog Timer Operation States .................................................................... 272 Asynchronous Event Counter (AEC)................................................................................ 273 9.7.1 Overview........................................................................................................... 273 9.7.2 Register Descriptions ........................................................................................ 275 9.7.3 Operation .......................................................................................................... 280 9.7.4 Asynchronous Event Counter Operation Modes............................................... 282 Rev. 1.00 May 30, 2008 Page xv of xx 9.3 9.4 9.5 9.6 9.7 9.7.5 Application Notes ............................................................................................. 282 Section 10 Serial Communication Interface...................................................... 285 10.1 Overview .......................................................................................................................... 285 10.1.1 Features............................................................................................................. 285 10.1.2 Block Diagram.................................................................................................. 287 10.1.3 Pin Configuration.............................................................................................. 288 10.1.4 Register Configuration...................................................................................... 288 Register Descriptions........................................................................................................ 289 10.2.1 Receive Shift Register (RSR) ........................................................................... 289 10.2.2 Receive Data Register (RDR)........................................................................... 289 10.2.3 Transmit Shift Register (TSR) .......................................................................... 290 10.2.4 Transmit Data Register (TDR).......................................................................... 290 10.2.5 Serial Mode Register (SMR) ............................................................................ 291 10.2.6 Serial Control Register 3 (SCR3) ..................................................................... 294 10.2.7 Serial Status Register (SSR) ............................................................................. 298 10.2.8 Bit Rate Register (BRR) ................................................................................... 303 10.2.9 Clock Stop Register 1 (CKSTPR1)................................................................... 308 10.2.10 Serial Port Control Register (SPCR)................................................................. 309 Operation .......................................................................................................................... 312 10.3.1 Overview .......................................................................................................... 312 10.3.2 Operation in Asynchronous Mode .................................................................... 317 10.3.3 Operation in Synchronous Mode ...................................................................... 326 Interrupts........................................................................................................................... 334 Application Notes ............................................................................................................. 335 10.2 10.3 10.4 10.5 Section 11 14-Bit PWM .................................................................................... 341 11.1 Overview .......................................................................................................................... 341 11.1.1 Features............................................................................................................. 341 11.1.2 Block Diagram.................................................................................................. 342 11.1.3 Pin Configuration.............................................................................................. 342 11.1.4 Register Configuration...................................................................................... 343 Register Descriptions........................................................................................................ 343 11.2.1 PWM Control Register (PWCR) ...................................................................... 343 11.2.2 PWM Data Registers U and L (PWDRU, PWDRL)......................................... 344 11.2.3 Clock Stop Register 2 (CKSTPR2)................................................................... 345 Operation .......................................................................................................................... 346 11.3.1 Operation .......................................................................................................... 346 11.3.2 PWM Operation Modes .................................................................................... 347 11.2 11.3 Rev. 1.00 May 30, 2008 Page xvi of xx Section 12 A/D Converter..................................................................................349 12.1 Overview........................................................................................................................... 349 12.1.1 Features............................................................................................................. 349 12.1.2 Block Diagram.................................................................................................. 350 12.1.3 Pin Configuration.............................................................................................. 351 12.1.4 Register Configuration...................................................................................... 351 Register Descriptions........................................................................................................ 352 12.2.1 A/D Result Registers (ADRRH, ADRRL)........................................................ 352 12.2.2 A/D Mode Register (AMR) .............................................................................. 352 12.2.3 A/D Start Register (ADSR) .............................................................................. 354 12.2.4 Clock Stop Register 1 (CKSTPR1)................................................................... 355 Operation .......................................................................................................................... 356 12.3.1 A/D Conversion Operation ............................................................................... 356 12.3.2 Start of A/D Conversion by External Trigger Input.......................................... 356 12.3.3 A/D Converter Operation Modes...................................................................... 357 Interrupts........................................................................................................................... 357 Typical Use....................................................................................................................... 358 Application Notes ............................................................................................................. 362 12.6.1 Application Notes ............................................................................................. 362 12.6.2 Permissible Signal Source Impedance .............................................................. 362 12.6.3 Influences on Absolute Precision...................................................................... 363 12.2 12.3 12.4 12.5 12.6 Section 13 LCD Controller/Driver ....................................................................365 13.1 Overview........................................................................................................................... 365 13.1.1 Features............................................................................................................. 365 13.1.2 Block Diagram.................................................................................................. 366 13.1.3 Pin Configuration.............................................................................................. 367 13.1.4 Register Configuration...................................................................................... 367 Register Descriptions........................................................................................................ 368 13.2.1 LCD Port Control Register (LPCR).................................................................. 368 13.2.2 LCD Control Register (LCR)............................................................................ 370 13.2.3 LCD Control Register 2 (LCR2)....................................................................... 372 13.2.4 Clock Stop Register 2 (CKSTPR2)................................................................... 374 Operation .......................................................................................................................... 375 13.3.1 Settings Up to LCD Display ............................................................................. 375 13.3.2 Relationship between LCD RAM and Display................................................. 378 13.3.3 Luminance Adjustment Function (V0 Pin) ........................................................ 381 13.3.4 Low-Power-Consumption LCD Drive System ................................................. 382 13.3.5 Operation in Power-Down Modes .................................................................... 386 13.3.6 Boosting the LCD Drive Power Supply............................................................ 388 Rev. 1.00 May 30, 2008 Page xvii of xx 13.2 13.3 Section 14 Power Supply Circuit ...................................................................... 389 14.1 14.2 14.3 Overview .......................................................................................................................... 389 When Using Internal Power Supply Step-Down Circuit .................................................. 389 When Not Using Internal Power Supply Step-Down Circuit ........................................... 390 Section 15 List of Registers............................................................................... 391 15.1 15.2 15.3 Register Addresses (Address Order)................................................................................. 392 Register Bits ..................................................................................................................... 395 Register States in Each Operating Mode .......................................................................... 398 Section 16 Electrical Characteristics ................................................................. 401 16.1 16.2 Absolute Maximum Ratings ............................................................................................. 401 Electrical Characteristics .................................................................................................. 402 16.2.1 Power Supply Voltage and Operating Ranges .................................................. 402 16.2.2 DC Characteristics ............................................................................................ 404 16.2.3 AC Characteristics ............................................................................................ 412 16.2.4 A/D Converter Characteristics.......................................................................... 414 16.2.5 LCD Characteristics.......................................................................................... 416 16.2.6 Flash Memory Characteristics .......................................................................... 417 Operation Timing.............................................................................................................. 419 Output Load Circuit.......................................................................................................... 422 Resonator .......................................................................................................................... 422 Usage Note ....................................................................................................................... 423 16.3 16.4 16.5 16.6 Appendix ............................................................................................................. 425 A. Instruction Set................................................................................................................... 425 A.1 Instruction List...................................................................................................... 425 A.2 Operation Code Map............................................................................................. 440 A.3 Number of Execution States ................................................................................. 443 A.4 Combinations of Instructions and Addressing Modes .......................................... 454 I/O Port Block Diagrams .................................................................................................. 455 B.1 Block Diagrams of Port 1 ..................................................................................... 455 B.2 Block Diagrams of Port 3 ..................................................................................... 459 B.3 Block Diagrams of Port 4 ..................................................................................... 467 B.4 Block Diagram of Port 5....................................................................................... 471 B.5 Block Diagram of Port 6....................................................................................... 472 B.6 Block Diagram of Port 7....................................................................................... 473 B.7 Block Diagrams of Port 8 ..................................................................................... 474 B.8 Block Diagram of Port A ...................................................................................... 475 B.9 Block Diagram of Port B ...................................................................................... 476 B. Rev. 1.00 May 30, 2008 Page xviii of xx C. D. E. Port States in the Different Processing States ................................................................... 477 List of Product Codes ....................................................................................................... 478 Package Dimensions ......................................................................................................... 480 Index ....................................................................................................................483 Rev. 1.00 May 30, 2008 Page xix of xx Rev. 1.00 May 30, 2008 Page xx of xx Section 1 Overview Section 1 Overview 1.1 Features Microcontrollers of the H8/38537 Group are CISC (complex instruction set computer) microcontrollers whose core is an H8/300H CPU, which has an internal 32-bit architecture. The H8/300H CPU provides upward compatibility with the H8/300 CPUs of other Renesas Technology-original microcontrollers. As peripheral functions, each LSI of this Group includes various timer functions that realize lowcost configurations for end systems. The power consumption of these modules can be kept down dynamically by power-down mode. 1.1.1 Application Examples of the applications of this LSI include motor control, power meter, and health equipment. Rev. 1.00 May 30, 2008 Page 1 of 484 REJ09B0436-0100 Section 1 Overview 1.1.2 Overview of Specifications Table 1.1 lists the functions of H8/38537 Group products in outline. Table 1.1 Overview of Functions Module/ Function ROM RAM CPU CPU Description * * * * * * * ROM lineup: Flash memory version and mask Rom version ROM capacity: 16 K, 24 K, 32 K, 40 K, 48 K, and 60 Kbytes RAM capacity: 1 Kbyte and 2 Kbytes H8/300H CPU (CISC type) Upward compatibility for H8/300 CPU at object level Sixteen 16-bit general registers Eight addressing modes 64-Kbyte address space Program: 64 Kbytes available Data: 64 Kbytes available * 62 basic instructions, classifiable as bit arithmetic and logic instructions, multiply and divide instructions, bit manipulation instructions, and others Minimum instruction execution time: 400 ns (for an ADD instruction while system clock = 5 MHz and VCC = 2.7 to 3.6 V) On-chip multiplier (16 x 16 32 bits) Normal mode Classification Memory * * Operating mode MCU operating mode Interrupt (source) Interrupt controller (INTC) * Mode: Single-chip mode * * * * Low power consumption state (transition driven by the SLEEP instruction) Thirteen external interrupt pins (IRQ4 to IRQ0, WKP7 to WKP0) 23 internal interrupt sources Independent vector addresses Rev. 1.00 May 30, 2008 Page 2 of 484 REJ09B0436-0100 Section 1 Overview Classification Clock Module/ Function Description Two clock generation circuits available Separate clock signals are provided for each of functional modules Includes frequency division circuit, so the operating frequency is selectable Seven low-power-consumption modes: Active (medium speed) mode, sleep (high speed or medium speed) mode, subactive mode, subsleep mode, standby mode, and watch mode 10-bit resolution x eight input channels Sample and hold function included Conversion time: 12.4 s per channel (with at 5-MHz operation) A/D conversion can be started by external trigger input 14 bits x one channel Four conversion periods selectable Pulse division method for less ripple 8-bit timer Interval timer functionality: Eight internal clock sources are selectable Clock time base functionality: Four overflow periods are selectable Generates an interrupt upon overflow Timer output clock signals are selectable 8-bit timer Eight clocks are selectable Auto-reload function supported Generates an interrupt upon overflow Up/down-counter switching is possible 16-bit timer (also can be used as two independent 8-bit timers) Five clocks are selectable Output compare function supported Toggle output function supported Two interrupt sources: Compare match and overflow Clock pulse * generator * (CPG) * * A/D converter A/D converter (ADC) * * * Timer * 14-bit PWM * * * * Timer A * * * * * * * * * * * * * * Timer C Timer F Rev. 1.00 May 30, 2008 Page 3 of 484 REJ09B0436-0100 Section 1 Overview Classification Timer Module/ Function Timer G Description 8-bit timer Four counter input clocks are selectable Input capture functions supported (a built-in noise canceller) Level detection at counter overflow is possible Counter clearing option Two interrupt sources: Input capture and overflow 16-bit pulse timer (also can be used as 8 bits x two channels) Can count asynchronously-input external events * * * * * * Asynchron- * ous event * counter (AEC) Watchdog timer Watchdog 8 bits x one channel (selectable from two counter input clocks) timer (WDT) Serial interface Serial communication interface 3 (SCI3) * * * * * * * * * * * * * * * * * * Two serial communication interfaces, SCI3-1 and SCI3-2, that have identical functions For both asynchronous and clock synchronous serial communications Full-duplex communications capability Select the desired bit rate Six interrupt sources Nine CMOS input-only pins 55 CMOS input/output pins 32 pull-up resistors A maximum of 32 segment pins and four common pins Choice of four duty cycles (static, 1/2, 1/3, or 1/4) LCD RAM capacity: 8 bits x 32 bytes (256 bits) Word access to LCD RAM All eight segment output pins can be used individually as port pins Common output pins not used because of the duty cycle can be used for common double-buffering (parallel connection) Display possible in operating modes other than standby mode Choice of 11 frame frequencies Built-in power supply split-resistance, supplying LCD drive power A or B waveform selectable by software I/O ports LCD (Liquid LCD Crystal Display) controller/ drive driver Rev. 1.00 May 30, 2008 Page 4 of 484 REJ09B0436-0100 Section 1 Overview Classification Internal power supply stepdown circuit Module/ Function Power supply circuit Description * * * * The internal power supply can be fixed at a constant level of approximately 3.0 V to 3.2 V, independently of the voltage of the power supply connected to the external VCC pin It is also possible to use the same level of external power supply voltage and internal power supply voltage without using the internal power supply step-down circuit QFP-80: package code: FP-80A (package dimensions: 14 x 14 mm, pin pitch: 0.65 mm) TQFP-80: package code: TFP-80C (package dimensions: 12 x 12 mm, pin pitch: 0.50 mm) Operating frequency: 2 to 16 MHz Power supply voltage: Vcc = 2.7 to 5.5 V, AVcc = 2.7 to 5.5 V Supply current: Flash memory version: 4.9 mA (typ.) (Vcc = 5.0 V, AVcc = 5.0 V, = 10 MHz) Mask ROM version: 4.0 mA (typ.) (Vcc = 5.0 V, AVcc = 5.0 V, = 10 MHz) Package Operating frequency/ Power supply voltage * * * Operating peripheral temperature (C) * * -20 to +75C (regular specifications) -40 to +85C (wide-range specifications) Rev. 1.00 May 30, 2008 Page 5 of 484 REJ09B0436-0100 Section 1 Overview 1.2 List of Products Table 1.2 and figure 1.1 show the list of products and the structure of a product number, respectively. Table 1.2 Group H8/38537 Group List of Products Product Type HD64F38537 HD64338537 HD64338536 HD64338535 HD64F38534 HD64338534 HD64338533 HD64338532 ROM Size RAM Size Package FP-80A, TFP-80C Remarks Flash memory version Mask ROM version Mask ROM version Mask ROM version Flash memory version Mask ROM version Mask ROM version Mask ROM version 60 Kbytes 2 Kbytes 60 Kbytes 2 Kbytes 48 Kbytes 2 Kbytes 40 Kbytes 2 Kbytes 32 Kbytes 2 Kbytes 32 Kbytes 2 Kbytes 24 Kbytes 1 Kbyte 16 Kbytes 1 Kbyte Rev. 1.00 May 30, 2008 Page 6 of 484 REJ09B0436-0100 Section 1 Overview Product type no. HD 64 F 38537 H Indicates the package. H: QFP W: TQFP Indicates the product-specific number. H8/38537 Group Indicates the type of ROM device. F: Flash memory 3: Mask ROM Indicates the product family classification H8 Family Indicates the microcontroller. Figure 1.1 How to Read the Product Name Code Rev. 1.00 May 30, 2008 Page 7 of 484 REJ09B0436-0100 Section 1 Overview 1.3 Block Diagram RES TEST OSC1 OSC2 VSS VSS VCC CVCC P30/PWM P31/UD/EXCL P32 P33/SCK31 P34/RXD31 P35/TXD31 P36/AEVH P37/AEVL P40/SCK32 P41/RXD32 P42/TXD32 P43/IRQ0 P50/WKP0/SEG1 P51/WKP1/SEG2 P52/WKP2/SEG3 P53/WKP3/SEG4 P54/WKP4/SEG5 P55/WKP5/SEG6 P56/WKP6/SEG7 P57/WKP7/SEG8 ROM (60K/48K/40K/32K 24K/16K) RAM (2K/1K) Port A P10/TMOW P11/TMOFL P12/TMOFH P13/TMIG P14/IRQ4/ADTRG P15/IRQ1/TMIC P16/IRQ2 P17/IRQ3/TMIF System Clock OSC X1 X2 LCD Power Supply Sub Clock OSC Port 1 H8/300H CPU V0 V1 V2 V3 PA3/COM4 PA2/COM3 PA1/COM2 PA0/COM1 P87/SEG32 P86/SEG31 P85/SEG30 P84/SEG29 P83/SEG28 P82/SEG27 P81/SEG26 P80/SEG25 P77/SEG24 P76/SEG23 P75/SEG22 P74/SEG21 P73/SEG20 P72/SEG19 P71/SEG18 P70/SEG17 P67/SEG16 P66/SEG15 P65/SEG14 P64/SEG13 P63/SEG12 P62/SEG11 P61/SEG10 P60/SEG9 Port 3 Timer A Timer C Port 4 Serial communication interface 3-2 Timer F Port 7 Port 6 14-bit PWM Timer G Port 5 Asynchronous counter WDT A/D (10bit) LCD Controller Port B Note: When the on-chip emulator is used, pins P32, P85, P86, and P87 are reserved for use exclusively by the emulator and therefore cannot be accessed by the user. Figure 1.2 Block Diagram of H8/38537 Group Rev. 1.00 May 30, 2008 Page 8 of 484 REJ09B0436-0100 PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3 PB4/AN4 PB5/AN5 PB6/AN6 PB7/AN7 AVCC AVSS Port 8 Serial communication interface 3-1 Section 1 Overview 1.4 Pin Assignment P57/WKP7/SEG8 P56/WKP6/SEG7 P55/WKP5/SEG6 P54/WKP4/SEG5 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 1 2 3 4 5 6 7 8 21 9 10 11 12 13 14 15 16 17 18 19 20 P77/SEG24 P76/SEG23 P75/SEG22 P74/SEG21 P73/SEG20 P72/SEG19 P71/SEG18 P70/SEG17 P67/SEG16 P66/SEG15 P65/SEG14 P64/SEG13 P63/SEG12 P62/SEG11 P61/SEG10 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 P80/SEG25 P81/SEG26 P82/SEG27 P83/SEG28 P84/SEG29 P85/SEG30 P86/SEG31 P87/SEG32 P40/SCK32 P41/RXD32 P42/TXD32 P43/IRQ0 AVCC PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3 PB4/AN4 PB5/AN5 PB6/AN6 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 P53/WKP3/SEG4 P52/WKP2/SEG3 P51/WKP1/SEG2 P50/WKP0/SEG1 PA0/COM1 PA1/COM2 PA2/COM3 PA3/COM4 VCC V0 V1 V2 V3 VSS CVCC P37/AEVL P36/AEVH P35/TXD31 P34/RXD31 P33/SCK31 P60/SEG9 P14/IRQ4/ADTRG P17/IRQ3/TMIF P31/UD/EXCL P10/TMOW TEST RES P13/TMIG PB7/AN7 P16/IRQ2 AVSS P12/TMOFH OSC2 OSC1 Notes: When the on-chip emulator is used, pins P32, P85, P86, and P87 are reserved for use exclusively by the emulator and therefore cannot be accessed by the user. Figure 1.3 Pin Assignment of H8/38537 Group (FP-80A and TFP-80C) P15/IRQ1/TMIC P11/TMOFL Rev. 1.00 May 30, 2008 Page 9 of 484 REJ09B0436-0100 P30/PWM P32 VSS X1 X2 Section 1 Overview 1.5 Table 1.3 Pin Functions Pin Functions Pin No. Type Symbol FP-80A, TFP-80C I/O 32 26 Input Name and Functions Power supply: All VCC pins should be connected to the system power supply. See section 14, Power Supply Circuit, for a CVCC pin. Power VCC source pins CVCC VSS AVCC 5 27 73 Input Input Ground: All VSS pins should be connected to the system power supply (0 V). Analog power supply: This is the power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply. Analog ground: This is the A/D converter ground pin. It should be connected to the system power supply (0V). AVSS 2 Input V0 V1 V2 V3 Clock pins OSC1 OSC2 31 30 29 28 7 6 Output LCD power supply: These are the power supply pins for the LCD controller/driver. Input They incorporate a power supply splitresistance, and are normally used with V0 and V1 shorted. Input These pins connect to a crystal or ceramic oscillator, or can be used to input an Output external clock. See section 4, Clock Pulse Generators, for a typical connection diagram. Input These pins connect to a 32.768-kHz or Output 38.4-kHz crystal oscillator. See section 4, Clock Pulse Generators, for a typical connection diagram. Input This pin connects to a 32.768-kHz or 38.4kHz external clock. See section 4, Clock Pulse Generators, for typical connection diagram. X1 X2 3 4 EXCL 19 Rev. 1.00 May 30, 2008 Page 10 of 484 REJ09B0436-0100 Section 1 Overview Pin No. Type System control Symbol RES TEST Interrupt pins IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 WKP7 to WKP0 Timer pins TMOW FP-80A, TFP-80C I/O 9 8 72 15 16 17 14 44 to 37 Input Input Input Name and Functions Reset: When this pin is driven low, the chip is reset Test pin: This pin is reserved and cannot be used. It should be connected to VSS. IRQ interrupt request 0 to 4: These are input pins for edge-sensitive external interrupts, with a selection of rising or falling edge Wakeup interrupt request 0 to 7: These are input pins for rising or falling-edgesensitive external interrupts. Input 10 Output Clock output: This is an output pin for waveforms generated by the timer A output circuit. Input Asynchronous event counter event input: This is an event input pin for input to the asynchronous event counter. Timer C event input: This is an event input pin for input to the timer C counter. Timer C up/down select: This pin selects up- or down-counting for the timer C counter. The counter operates as a downcounter when this pin is high, and as an up-counter when low. Timer F event input: This is an event input pin for input to the timer F counter. AEVL AEVH TMIC UD 25 24 15 19 Input Input TMIF TMOFL 17 11 Input Output Timer FL output: This is an output pin for waveforms generated by the timer FL output compare function. Output Timer FH output: This is an output pin for waveforms generated by the timer FH output compare function. Input Timer G capture input: This is an input pin for timer G input capture. TMOFH 12 TMIG 14-bit PWM pin PWM 13 18 Output 14-bit PWM output: This is an output pin for waveforms generated by the 14-bit PWM Rev. 1.00 May 30, 2008 Page 11 of 484 REJ09B0436-0100 Section 1 Overview Pin No. Type I/O ports Symbol FP-80A, TFP-80C I/O Input Input I/O Name and Functions Port B: This is an 8-bit input port. Port 4 (bit 3): This is a 1-bit input port. Port 4 (bits 2 to 0): This is a 3-bit I/O port. Input or output can be designated for each bit by means of port control register 4 (PCR4). Port A: This is a 4-bit I/O port. Input or output can be designated for each bit by means of port control register A (PCRA). Port 1: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 1 (PCR1). Port 3: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 3 (PCR3). When the on-chip emulator is used, pin P32 is reserved for use exclusively by the emulator and therefore cannot be accessed by the user. With the flash memory version, pull up pin P32 to high level to cancel a reset in the in the user mode. Port 5: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 5 (PCR5). Port 6: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 6 (PCR6). Port 7: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 7 (PCR7). Port 8: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 8 (PCR8). When the on-chip emulator is used, pins P85, P86, and P87 are reserved for use exclusively by the emulator and therefore cannot be accessed by the user. PB7 to PB0 1, 80 to 74 P43 72 P42 to P40 71 to 69 PA3 to PA0 33 to 36 I/O P17 to P10 17 to 10 I/O P37 to P30 25 to 18 I/O P57 to P50 44 to 37 I/O P67 to P60 52 to 45 I/O P77 to P70 60 to 53 I/O P87 to P80 68 to 61 I/O Rev. 1.00 May 30, 2008 Page 12 of 484 REJ09B0436-0100 Section 1 Overview Pin No. Type Serial communication interface (SCI) Symbol RXD31 TXD31 SCK31 RXD32 TXD32 SCK32 A/D converter FP-80A, TFP-80C I/O 22 23 21 70 71 69 Input Name and Functions SCI31 receive data input: This is the SCI31 data input pin. Output SCI31 transmit data output: This is the SCI31 data output pin. I/O Input SCI31 clock I/O: This is the SCI31 clock I/O pin. SCI32 receive data input: This is the SCI32 data input pin. Output SCI32 transmit data output: This is the SCI32 data output pin. I/O Input SCI32 clock I/O: This is the SCI32 clock I/O pin. Analog input channels 7 to 0: These are analog data input channels to the A/D converter A/D converter trigger input: This is the external trigger input pin to the A/D converter AN7 to AN0 1 80 to 74 ADTRG 14 Input LCD controller/ driver COM4 to COM1 SEG32 to SEG1 33 to 36 68 to 37 Output LCD common output: These are the LCD common output pins. Output LCD segment output: These are the LCD segment output pins. Rev. 1.00 May 30, 2008 Page 13 of 484 REJ09B0436-0100 Section 1 Overview Rev. 1.00 May 30, 2008 Page 14 of 484 REJ09B0436-0100 Section 2 CPU Section 2 CPU This LSI has an H8/300H CPU with an internal 32-bit architecture that is upward-compatible with the H8/300 CPU, and supports only normal mode, which has a 64-Kbyte address space. * Upward-compatible with H8/300 CPUs Can execute H8/300 CPUs object programs Additional eight 16-bit extended registers 32-bit transfer and arithmetic and logic instructions are added Signed multiply and divide instructions are added. * General-register architecture Sixteen 16-bit general registers also usable as sixteen 8-bit registers and eight 16-bit registers, or eight 32-bit registers * Sixty-two basic instructions 8/16/32-bit data transfer and arithmetic and logic instructions Multiply and divide instructions Powerful bit-manipulation instructions * Eight addressing modes Register direct [Rn] Register indirect [@ERn] Register indirect with displacement [@(d:16,ERn) or @(d:24,ERn)] Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn] Absolute address [@aa:8, @aa:16, @aa:24] Immediate [#xx:8, #xx:16, or #xx:32] Program-counter relative [@(d:8,PC) or @(d:16,PC)] Memory indirect [@@aa:8] * 64-Kbyte address space * High-speed operation All frequently-used instructions execute in one or two states 8/16/32-bit register-register add/subtract : 2 state 8 x 8-bit register-register multiply : 14 states 16 / 8-bit register-register divide : 14 states 16 x 16-bit register-register multiply : 22 states 32 / 16-bit register-register divide : 22 states Rev. 1.00 May 30, 2008 Page 15 of 484 REJ09B0436-0100 Section 2 CPU * Power-down state Transition to power-down state by SLEEP instruction 2.1 Address Space and Memory Map The memory map of the H8/38537 is shown in figure 2.1 (1), that of the H8/38536 in figure 2.1 (2), that of the H8/38535 in figure 2.1 (3), that of the H8/38534 in figure 2.1 (4), that of the H8/38533 in figure 2.1 (5), and that of the H8/38532 in figure 2.1 (6). Rev. 1.00 May 30, 2008 Page 16 of 484 REJ09B0436-0100 Section 2 CPU Flash memory version H'0000 H'0029 H'002A Interrupt vector area H'0000 H'0029 H'002A Mask ROM version Interrupt vector area On-chip ROM (60 Kbytes) On-chip ROM (60 Kbytes) H'E000 Firmware for on-chip emulator*1 H'EFFF Not used H'F020 H'F02B Internal I/O registers Not used H'F300 H'F6FF (Work area for programming flash memory: 1 Kbyte)*2 Not used H'F740 H'F75F LCD RAM (32 bytes) Not used H'F780 On-chip RAM (2 Kbytes) H'FF7F Not used H'FF90 H'FFFF Internal I/O registers (112 bytes) H'FF90 H'FFFF H'FF7F Not used Internal I/O registers (112 bytes) H'F780 On-chip RAM (2 Kbytes) H'F740 H'F75F LCD RAM (32 bytes) Not used Not used H'EDFF Notes: 1. Not accessible by the user when the on-chip emulator is used. 2. A programming control program is used to program flash memory. Do not use a user program to perform programming when the on-chip emulator is used. This area is not used in the mask ROM version. Figure 2.1 (1) H8/38537 Memory Map Rev. 1.00 May 30, 2008 Page 17 of 484 REJ09B0436-0100 Section 2 CPU H'0000 Interrupt vector area H'0029 H'002A On-chip ROM (48 Kbytes) H'BFFF Not used H'F740 H'F75F LCD RAM (32 bytes) Not used H'F780 On-chip RAM (2 Kbytes) H'FF7F Not used H'FF90 Internal I/O registers (112 bytes) H'FFFF Figure 2.1 (2) H8/38536 Memory Map Rev. 1.00 May 30, 2008 Page 18 of 484 REJ09B0436-0100 Section 2 CPU H'0000 H'0029 H'002A Interrupt vector area On-chip ROM (40 Kbytes) H'9FFF Not used H'F740 H'F75F LCD RAM (32 bytes) Not used H'F780 On-chip RAM (2 Kbytes) H'FF7F Not used H'FF90 Internal I/O registers (112 bytes) H'FFFF Figure 2.1 (3) H8/38535 Memory Map Rev. 1.00 May 30, 2008 Page 19 of 484 REJ09B0436-0100 Section 2 CPU Flash memory version H'0000 H'0029 H'002A Interrupt vector area H'0000 H'0029 H'002A Mask ROM version Interrupt vector area On-chip ROM (32 Kbytes) On-chip ROM (32 Kbytes) H'7FFF H'7FFF Not used H'E000 Firmware for on-chip emulator*1 H'EFFF Not used H'F020 H'F02B Internal I/O registers Not used H'F300 H'F6FF (Work area for programming flash memory: 1 Kbyte)*2 Not used H'F740 H'F75F LCD RAM (32 bytes) Not used H'F780 On-chip RAM (2 Kbytes) H'FF7F Not used H'FF90 H'FFFF Internal I/O registers (112 bytes) H'FF90 H'FFFF H'FF7F Not used Internal I/O registers (112 bytes) H'F780 On-chip RAM (2 Kbytes) H'F740 H'F75F LCD RAM (32 bytes) Not used Not used Notes: 1. Not accessible by the user when the on-chip emulator is used. 2. A programming control program is used to program flash memory. Do not use a user program to perform programming when the on-chip emulator is used. This area is not used in the mask ROM version. Figure 2.1 (4) H8/38534 Memory Map Rev. 1.00 May 30, 2008 Page 20 of 484 REJ09B0436-0100 Section 2 CPU H'0000 Interrupt vector area H'0029 H'002A On-chip ROM (24 Kbytes) H'5FFF Not used H'F740 LCD RAM (32 bytes) H'F75F Not used H'F780 On-chip RAM (1 Kbyte) H'FB7F Not used H'FF90 Internal I/O registers (112 bytes) H'FFFF Figure 2.1 (5) H8/38533 Memory Map Rev. 1.00 May 30, 2008 Page 21 of 484 REJ09B0436-0100 Section 2 CPU H'0000 Interrupt vector area H'0029 H'002A On-chip ROM (16 Kbytes) H'3FFF Not used H'F740 LCD RAM (32 bytes) H'F75F Not used H'F780 On-chip RAM (1 Kbyte) H'FB7F Not used H'FF90 Internal I/O registers (112 bytes) H'FFFF Figure 2.1 (6) H8/38532 Memory Map Rev. 1.00 May 30, 2008 Page 22 of 484 REJ09B0436-0100 Section 2 CPU 2.2 Register Configuration The H8/300H CPU has the internal registers shown in figure 2.2. There are two types of registers; general registers and control registers. The control registers are a 24-bit program counter (PC), and an 8-bit condition-code register (CCR). General Registers (ERn) 15 ER0 ER1 ER2 ER3 ER4 ER5 ER6 ER7 E0 E1 E2 E3 E4 E5 E6 E7 (SP) 07 R0H R1H R2H R3H R4H R5H R6H R7H 07 R0L R1L R2L R3L R4L R5L R6L R7L 0 Control Registers (CR) 23 PC 0 76543210 CCR I UI H U N Z V C [Legend] SP: PC: CCR: I: UI: Stack pointer Program counter Condition-code register Interrupt mask bit User bit H: U: N: Z: V: C: Half-carry flag User bit Negative flag Zero flag Overflow flag Carry flag Figure 2.2 CPU Registers Rev. 1.00 May 30, 2008 Page 23 of 484 REJ09B0436-0100 Section 2 CPU 2.2.1 General Registers The H8/300H CPU has eight 32-bit general registers. These general registers are all functionally identical and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.3 illustrates the usage of the general registers. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7). The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum of sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers. The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers. The usage of each register can be selected independently. * Address registers * 32-bit registers * 16-bit registers * 8-bit registers E registers (extended registers) (E0 to E7) ER registers (ER0 to ER7) R registers (R0 to R7) RL registers (R0L to R7L) RH registers (R0H to R7H) Figure 2.3 Usage of General Registers General register ER7 has the function of the stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.4 shows the relationship between the stack pointer and the stack area. Rev. 1.00 May 30, 2008 Page 24 of 484 REJ09B0436-0100 Section 2 CPU Empty area SP (ER7) Stack area Figure 2.4 Relationship between Stack Pointer and Stack Area 2.2.2 Program Counter (PC) This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized when the start address is loaded by the vector address generated during reset exception-handling sequence. 2.2.3 Condition-Code Register (CCR) This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is initialized to 1 by reset exception-handling sequence, but other bits are not initialized. Some instructions leave flag bits unchanged. Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions. For the action of each instruction on the flag bits, see appendix A.1, Instruction List. Rev. 1.00 May 30, 2008 Page 25 of 484 REJ09B0436-0100 Section 2 CPU Bit 7 Bit Name I Initial Value 1 R/W R/W Description Interrupt Mask Bit Masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence. 6 UI Undefined R/W User Bit Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. 5 H Undefined R/W Half-Carry Flag When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise. 4 U Undefined R/W User Bit Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions. 3 N Undefined R/W Negative Flag Stores the value of the most significant bit of data as a sign bit. 2 Z Undefined R/W Zero Flag Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data. 1 V Undefined R/W Overflow Flag Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times. 0 C Undefined R/W Carry Flag Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by: * * * Add instructions, to indicate a carry Subtract instructions, to indicate a borrow Shift and rotate instructions, to indicate a carry The carry flag is also used as a bit accumulator by bit manipulation instructions. Rev. 1.00 May 30, 2008 Page 26 of 484 REJ09B0436-0100 Section 2 CPU 2.3 Data Formats The H8/300H CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data. 2.3.1 General Register Data Formats Figure 2.5 shows the data formats in general registers. Data Type 1-bit data General Register RnH Data Format 7 0 Don't care 7 0 76 54 32 10 1-bit data RnL Don't care 76 54 32 10 7 4-bit BCD data RnH Upper 43 Lower 0 Don't care 7 4-bit BCD data RnL Don't care Upper 43 Lower 0 7 Byte data RnH MSB 0 Don't care LSB 7 0 LSB Byte data RnL Don't care MSB Figure 2.5 General Register Data Formats (1) Rev. 1.00 May 30, 2008 Page 27 of 484 REJ09B0436-0100 Section 2 CPU Data Type Word data General Register Rn Data Format 15 0 Word data En 15 0 MSB LSB MSB LSB 16 15 0 Longword data ERn 31 MSB LSB [Legend] ERn: General register ER En: Rn: General register E General register R RnH: General register RH RnL: General register RL MSB: Most significant bit LSB: Least significant bit Figure 2.5 General Register Data Formats (2) Rev. 1.00 May 30, 2008 Page 28 of 484 REJ09B0436-0100 Section 2 CPU 2.3.2 Memory Data Formats Figure 2.6 shows the data formats in memory. The H8/300H CPU can access word data and longword data in memory, however word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, an address error does not occur, however the least significant bit of the address is regarded as 0, so access begins the preceding address. This also applies to instruction fetches. When ER7 (SP) is used as an address register to access the stack area, the operand size should be word or longword. Data Type Address 7 1-bit data Address L 7 6 5 4 3 2 1 Data Format 0 0 Byte data Address L MSB LSB Word data Address 2M Address 2M+1 MSB LSB Longword data Address 2N Address 2N+1 Address 2N+2 Address 2N+3 MSB LSB Figure 2.6 Memory Data Formats Rev. 1.00 May 30, 2008 Page 29 of 484 REJ09B0436-0100 Section 2 CPU 2.4 2.4.1 Instruction Set Table of Instructions Classified by Function The H8/300H CPU has 62 instructions. Tables 2.2 to 2.9 summarize the instructions in each functional category. The notation used in tables 2.2 to 2.9 is defined in table 2.1. Table 2.1 Symbol Rd Rs Rn ERn (EAd) (EAs) CCR N Z V C PC SP #IMM disp + - x / Operation Notation Description General register (destination)* General register (source)* General register* General register (32-bit register or address register) Destination operand Source operand Condition-code register N (negative) flag in CCR Z (zero) flag in CCR V (overflow) flag in CCR C (carry) flag in CCR Program counter Stack pointer Immediate data Displacement Addition Subtraction Multiplication Division Logical AND Logical OR Logical XOR Move NOT (logical complement) Rev. 1.00 May 30, 2008 Page 30 of 484 REJ09B0436-0100 Section 2 CPU Symbol :3/:8/:16/:24 Note: * Description 3-, 8-, 16-, or 24-bit length General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers/address register (ER0 to ER7). Table 2.2 Instruction MOV Data Transfer Instructions Size* B/W/L Function (EAs) Rd, Rs (EAd) Moves data between two general registers or between a general register and memory, or moves immediate data to a general register. (EAs) Rd Cannot be used in this LSI. Rs (EAs) Cannot be used in this LSI. @SP+ Rn Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn. Rn @-SP Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP. MOVFPE MOVTPE POP B B W/L PUSH W/L Note: * Refers to the operand size. B: Byte W: Word L: Longword Rev. 1.00 May 30, 2008 Page 31 of 484 REJ09B0436-0100 Section 2 CPU Table 2.3 Instruction ADD SUB Arithmetic Operations Instructions (1) Size* B/W/L Function Rd Rs Rd, Rd #IMM Rd Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register (immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction.) Rd Rs C Rd, Rd #IMM C Rd Performs addition or subtraction with carry on byte data in two general registers, or on immediate data and data in a general register. Rd 1 Rd, Rd 2 Rd Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.) Rd 1 Rd, Rd 2 Rd, Rd 4 Rd Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register. Rd (decimal adjust) Rd Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data. Rd x Rs Rd Performs unsigned multiplication on data in two general registers: either 8 bits x 8 bits 16 bits or 16 bits x 16 bits 32 bits. Rd x Rs Rd Performs signed multiplication on data in two general registers: either 8 bits x 8 bits 16 bits or 16 bits x 16 bits 32 bits. Rd / Rs Rd Performs unsigned division on data in two general registers: either 16 bits / 8 bits 8-bit quotient and 8-bit remainder or 32 bits / 16 bits 16-bit quotient and 16-bit remainder. ADDX SUBX INC DEC ADDS SUBS DAA DAS MULXU B B/W/L L B B/W MULXS B/W DIVXU B/W Note: * Refers to the operand size. B: Byte W: Word L: Longword Rev. 1.00 May 30, 2008 Page 32 of 484 REJ09B0436-0100 Section 2 CPU Table 2.3 Instruction DIVXS Arithmetic Operations Instructions (2) Size* B/W Function Rd / Rs Rd Performs signed division on data in two general registers: either 16 bits / 8 bits 8-bit quotient and 8-bit remainder or 32 bits / 16 bits 16bit quotient and 16-bit remainder. Rd - Rs, Rd - #IMM Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result. 0 - Rd Rd Takes the two's complement (arithmetic complement) of data in a general register. Rd (zero extension) Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left. Rd (sign extension) Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit. CMP B/W/L NEG B/W/L EXTU W/L EXTS W/L Note: * Refers to the operand size. B: Byte W: Word L: Longword Rev. 1.00 May 30, 2008 Page 33 of 484 REJ09B0436-0100 Section 2 CPU Table 2.4 Instruction AND Logic Operations Instructions Size* B/W/L Function Rd Rs Rd, Rd #IMM Rd Performs a logical AND operation on a general register and another general register or immediate data. Rd Rs Rd, Rd #IMM Rd Performs a logical OR operation on a general register and another general register or immediate data. Rd Rs Rd, Rd #IMM Rd Performs a logical exclusive OR operation on a general register and another general register or immediate data. (Rd) (Rd) Takes the one's complement (logical complement) of general register contents. OR B/W/L XOR B/W/L NOT B/W/L Note: * Refers to the operand size. B: Byte W: Word L: Longword Table 2.5 Instruction SHAL SHAR SHLL SHLR ROTL ROTR ROTXL ROTXR Note: * Shift Instructions Size* B/W/L B/W/L B/W/L B/W/L Function Rd (shift) Rd Performs an arithmetic shift on general register contents. Rd (shift) Rd Performs a logical shift on general register contents. Rd (rotate) Rd Rotates general register contents. Rd (rotate) Rd Rotates general register contents through the carry flag. Refers to the operand size. B: Byte W: Word L: Longword Rev. 1.00 May 30, 2008 Page 34 of 484 REJ09B0436-0100 Section 2 CPU Table 2.6 Instruction BSET Bit Manipulation Instructions (1) Size* B Function 1 ( BCLR B BNOT B BTST B BAND B BIAND B BOR B BIOR B Note: * Refers to the operand size. B: Byte Rev. 1.00 May 30, 2008 Page 35 of 484 REJ09B0436-0100 Section 2 CPU Table 2.6 Instruction BXOR Bit Manipulation Instructions (2) Size* B Function C ( BIXOR B BLD B BILD B BST B BIST B Note: * Refers to the operand size. B: Byte Rev. 1.00 May 30, 2008 Page 36 of 484 REJ09B0436-0100 Section 2 CPU Table 2.7 Instruction Bcc* Branch Instructions Size Function Branches to a specified address if a specified condition is true. The branching conditions are listed below. Mnemonic BRA(BT) BRN(BF) BHI BLS BCC(BHS) BCS(BLO) BNE BEQ BVC BVS BPL BMI BGE BLT BGT BLE Description Always (true) Never (false) High Low or same Carry clear (high or same) Carry set (low) Not equal Equal Overflow clear Overflow set Plus Minus Greater or equal Less than Greater than Less or equal Condition Always Never CZ=0 CZ=1 C=0 C=1 Z=0 Z=1 V=0 V=1 N=0 N=1 NV=0 NV=1 Z(N V) = 0 Z(N V) = 1 JMP BSR JSR RTS Note: * Branches unconditionally to a specified address. Branches to a subroutine at a specified address. Branches to a subroutine at a specified address. Returns from a subroutine Bcc is the general name for conditional branch instructions. Rev. 1.00 May 30, 2008 Page 37 of 484 REJ09B0436-0100 Section 2 CPU Table 2.8 Instruction RTE SLEEP LDC System Control Instructions Size* B/W Function Returns from an exception-handling routine. Causes a transition to a power-down state. (EAs) CCR Moves the source operand contents to the CCR. The CCR size is one byte, but in transfer from memory, data is read by word access. CCR (EAd) Transfers the CCR contents to a destination location. The condition code register size is one byte, but in transfer to memory, data is written by word access. CCR #IMM CCR Logically ANDs the CCR with immediate data. CCR #IMM CCR Logically ORs the CCR with immediate data. CCR #IMM CCR Logically XORs the CCR with immediate data. PC + 2 PC Only increments the program counter. STC B/W ANDC ORC XORC NOP Note: * B B B Refers to the operand size. B: Byte W: Word Rev. 1.00 May 30, 2008 Page 38 of 484 REJ09B0436-0100 Section 2 CPU Table 2.9 Instruction EEPMOV.B Block Data Transfer Instructions Size Function if R4L 0 then Repeat @ER5+ @ER6+, R4L-1 R4L Until R4L = 0 else next; if R4 0 then Repeat @ER5+ @ER6+, R4-1 R4 Until R4 = 0 else next; Transfers a data block. Starting from the address set in ER5, transfers data for the number of bytes set in R4L or R4 to the address location set in ER6. Execution of the next instruction begins as soon as the transfer is completed. EEPMOV.W Rev. 1.00 May 30, 2008 Page 39 of 484 REJ09B0436-0100 Section 2 CPU 2.4.2 Basic Instruction Formats H8/300H CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op), a register field (r), an effective address extension (EA), and a condition field (cc). Figure 2.7 shows examples of instruction formats. (1) Operation Field Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields. (2) Register Field Specifies a general register. Address registers are specified by 3 bits, and data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field. (3) Effective Address Extension 8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A24-bit address or displacement is treated as a 32-bit data in which the first 8 bits are 0 (H'00). (4) Condition Field Specifies the branching condition of Bcc instructions. (1) Operation field only op (2) Operation field and register fields op rn rm ADD.B Rn, Rm, etc. NOP, RTS, etc. (3) Operation field, register fields, and effective address extension op EA(disp) (4) Operation field, effective address extension, and condition field op cc EA(disp) BRA d:8 rn rm MOV.B @(d:16, Rn), Rm Figure 2.7 Instruction Formats Rev. 1.00 May 30, 2008 Page 40 of 484 REJ09B0436-0100 Section 2 CPU 2.5 Addressing Modes and Effective Address Calculation The following describes the H8/300H CPU. In this LSI, the upper eight bits are ignored in the generated 24-bit address, so the effective address is 16 bits. 2.5.1 Addressing Modes The H8/300H CPU supports the eight addressing modes listed in table 2.10. Each instruction uses a subset of these addressing modes. Addressing modes that can be used differ depending on the instruction. For details, refer to appendix A.4, Combinations of Instructions and Addressing Modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit-manipulation instructions use register direct, register indirect, or the absolute addressing mode (@aa:8) to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand. Table 2.10 Addressing Modes No. 1 2 3 4 5 6 7 8 Addressing Mode Register direct Register indirect Register indirect with displacement Register indirect with post-increment Register indirect with pre-decrement Absolute address Immediate Program-counter relative Memory indirect Symbol Rn @ERn @(d:16,ERn)/@(d:24,ERn) @ERn+ @-ERn @aa:8/@aa:16/@aa:24 #xx:8/#xx:16/#xx:32 @(d:8,PC)/@(d:16,PC) @@aa:8 (1) Register DirectRn The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers. Rev. 1.00 May 30, 2008 Page 41 of 484 REJ09B0436-0100 Section 2 CPU (2) Register Indirect@ERn The register field of the instruction code specifies an address register (ERn), the lower 24 bits of which contain the address of the operand on memory. (3) Register Indirect with Displacement@(d:16, ERn) or @(d:24, ERn) A 16-bit or 24-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the lower 24 bits of the sum the address of a memory operand. A 16-bit displacement is sign-extended when added. (4) Register Indirect with Post-Increment or Pre-Decrement@ERn+ or @-ERn * Register indirect with post-increment@ERn+ The register field of the instruction code specifies an address register (ERn) the lower 24 bits of which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents (32 bits) and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value should be even. * Register indirect with pre-decrement@-ERn The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the lower 24 bits of the result is the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value should be even. (5) Absolute Address@aa:8, @aa:16, @aa:24 The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24) For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address space. The access ranges of absolute addresses for this LSI are those shown in table 2.11, because the upper 8 bits are ignored. Rev. 1.00 May 30, 2008 Page 42 of 484 REJ09B0436-0100 Section 2 CPU Table 2.11 Absolute Address Access Ranges Absolute Address 8 bits (@aa:8) 16 bits (@aa:16) 24 bits (@aa:24) Access Range H'FF00 to H'FFFF H'0000 to H'FFFF H'0000 to H'FFFF (6) Immediate#xx:8, #xx:16, or #xx:32 The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand. The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. (7) Program-Counter Relative@(d:8, PC) or @(d:16, PC) This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number. (8) Memory Indirect@@aa:8 This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The memory operand is accessed in words, generating a 16-bit branch address. Figure 2.8 shows how to specify branch address for in memory indirect mode. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF). Note that the first part of the address range is also the exception vector area. Rev. 1.00 May 30, 2008 Page 43 of 484 REJ09B0436-0100 Section 2 CPU Specified by @aa:8 Branch address Figure 2.8 Branch Address Specification in Memory Indirect Mode Rev. 1.00 May 30, 2008 Page 44 of 484 REJ09B0436-0100 Section 2 CPU 2.5.2 Effective Address Calculation Table 2.12 indicates how effective addresses are calculated in each addressing mode. In this LSI the upper 8 bits of the effective address are ignored in order to generate a 16-bit effective address. Table 2.12 Effective Address Calculation (1) No 1 Addressing Mode and Instruction Format Register direct(Rn) Effective Address Calculation Effective Address (EA) Operand is general register contents. op 2 rm rn 31 General register contents Register indirect(@ERn) 0 23 0 op 3 r Register indirect with displacement @(d:16,ERn) or @(d:24,ERn) 31 General register contents 0 23 0 op r disp 31 Sign extension 0 disp 4 Register indirect with post-increment or pre-decrement *Register indirect with post-increment @ERn+ 31 General register contents 0 23 0 op r 31 1, 2, or 4 *Register indirect with pre-decrement @-ERn 0 General register contents 23 0 op r 1, 2, or 4 The value to be added or subtracted is 1 when the operand is byte size, 2 for word size, and 4 for longword size. Rev. 1.00 May 30, 2008 Page 45 of 484 REJ09B0436-0100 Section 2 CPU Table 2.12 Effective Address Calculation (2) No 5 Addressing Mode and Instruction Format Absolute address Effective Address Calculation Effective Address (EA) @aa:8 op abs 23 H'FFFF 87 0 @aa:16 op abs 23 16 15 0 Sign extension @aa:24 op abs 23 0 6 Immediate #xx:8/#xx:16/#xx:32 op IMM Operand is immediate data. 7 Program-counter relative @(d:8,PC)/@(d:16,PC) 23 PC contents 0 op disp 23 Sign extension 0 disp 23 0 8 Memory indirect @@aa:8 23 op abs H'0000 15 87 abs 0 0 Memory contents 23 16 15 H'00 0 [Legend] r, rm,rn : op : disp : IMM : abs : Register field Operation field Displacement Immediate data Absolute address Rev. 1.00 May 30, 2008 Page 46 of 484 REJ09B0436-0100 Section 2 CPU 2.6 Basic Bus Cycle CPU operation is synchronized by a system clock () or a subclock (SUB). The period from a rising edge of or SUB to the next rising edge is called one state. A bus cycle consists of two states or three states. The cycle differs depending on whether access is to on-chip memory or to on-chip peripheral modules. 2.6.1 Access to On-Chip Memory (RAM, ROM) Access to on-chip memory takes place in two states. The data bus width is 16 bits, allowing access in byte or word size. Figure 2.9 shows the on-chip memory access cycle. Bus cycle T1 state or SUB T2 state Internal address bus Address Internal read signal Internal data bus (read access) Read data Internal write signal Internal data bus (write access) Write data Figure 2.9 On-Chip Memory Access Cycle Rev. 1.00 May 30, 2008 Page 47 of 484 REJ09B0436-0100 Section 2 CPU 2.6.2 On-Chip Peripheral Modules On-chip peripheral modules are accessed in two states or three states. The data bus width is 8 bits or 16 bits depending on the register. For description on the data bus width and number of accessing states of each register, refer to section 15.1, Register Addresses (Address Order). Registers with 16-bit data bus width can be accessed by word size only. Registers with 8-bit data bus width can be accessed by byte or word size. When a register with 8-bit data bus width is accessed by word size, a bus cycle occurs twice. In two-state access, the operation timing is the same as that for on-chip memory. Figure 2.10 shows the operation timing in the case of three-state access to an on-chip peripheral module. Bus cycle T1 state or SUB T2 state T3 state Internal address bus Internal read signal Internal data bus (read access) Internal write signal Internal data bus (write access) Address Read data Write data Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access) Rev. 1.00 May 30, 2008 Page 48 of 484 REJ09B0436-0100 Section 2 CPU 2.7 CPU States There are four CPU states: the reset state, program execution state, program halt state, and exception-handling state. The program execution state includes active (high-speed or mediumspeed) mode and subactive mode. For the program halt state, there are sleep (high-speed or medium-speed) mode, standby mode, watch mode, and subsleep mode. These states are shown in figure 2.11. Figure 2.12 shows the state transitions. For details on program execution state and program halt state, refer to section 5, Power-Down Modes. For details on exception handling, refer to section 3, Exception Handling. CPU state Reset state The CPU is initialized Program execution state Active (high-speed) mode The CPU executes successive program instructions at high speed, synchronized by the system clock Active (medium-speed) mode The CPU executes successive program instructions at reduced speed, synchronized by the system clock Subactive mode The CPU executes successive program instructions at reduced speed, synchronized by the subclock Program halt state A state in which the CPU operation is stopped to reduce power consumption Sleep (high-speed) mode Sleep (medium-speed) mode Standby mode Watch mode Subsleep mode Exception-handling state A transient state in which the CPU changes the processing flow due to a reset or an interrupt Figure 2.11 CPU Operating States Rev. 1.00 May 30, 2008 Page 49 of 484 REJ09B0436-0100 Power-down modes Section 2 CPU Reset cleared Reset state Reset occurs Exception-handling state Reset occurs Reset occurs Interrupt source Interrupt source Exceptionhandling complete Program halt state SLEEP instruction executed Program execution state Figure 2.12 State Transitions Rev. 1.00 May 30, 2008 Page 50 of 484 REJ09B0436-0100 Section 2 CPU 2.8 2.8.1 Usage Notes Notes on Data Access to Empty Areas The address space of this LSI includes empty areas in addition to the ROM, RAM, and on-chip I/O registers areas available to the user. When data is transferred from CPU to empty areas, the transferred data will be lost. This action may also cause the CPU to malfunction. When data is transferred from an empty area to CPU, the contents of the data cannot be guaranteed. 2.8.2 EEPMOV Instruction EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R4L, which starts from the address indicated by R5, to the address indicated by R6. Set R4L and R6 so that the end address of the destination address (value of R6 + R4L) does not exceed H'FFFF (the value of R6 must not change from H'FFFF to H'0000 during execution). 2.8.3 Bit-Manipulation Instruction The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified address in byte units, manipulate the data of the target bit, and write data to the same address again in byte units. Special care is required when using these instructions in cases where two registers are assigned to the same address, or when a bit is directly manipulated for a port or a register containing a write-only bit, because this may rewrite data of a bit other than the bit to be manipulated. (1) Bit manipulation for two registers assigned to the same address Example 1: Bit manipulation for the timer load register and timer counter Figure 2.13 shows an example of a timer in which two timer registers are assigned to the same address. When a bit-manipulation instruction accesses the timer load register and timer counter of a reloadable timer, since these two registers share the same address, the following operations takes place. 1. Data is read in byte units. 2. The CPU sets or resets the bit to be manipulated with the bit-manipulation instruction. 3. The written data is written again in byte units to the timer load register. Rev. 1.00 May 30, 2008 Page 51 of 484 REJ09B0436-0100 Section 2 CPU The timer is counting, so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer counter may be modified and the modified value may be written to the timer load register. Read Count clock Timer counter Reload Write Timer load register Internal data bus Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Same Address Example 2: When the BSET instruction is executed for port 5 P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins and output low-level signals. An example to output a high-level signal at P50 with a BSET instruction is shown below. * Prior to executing BSET instruction P57 Input/output Pin state PCR5 PDR5 Input Low level 0 1 P56 Input High level 0 0 P55 Output Low level 1 0 P54 Output Low level 1 0 P53 Output Low level 1 0 P52 Output Low level 1 0 P51 Output Low level 1 0 P50 Output Low level 1 0 * BSET instruction executed BSET #0, @PDR5 The BSET instruction is executed for port 5. Rev. 1.00 May 30, 2008 Page 52 of 484 REJ09B0436-0100 Section 2 CPU * After executing BSET instruction P57 Input/output Pin state PCR5 PDR5 Input Low level 0 0 P56 Input High level 0 1 P55 Output Low level 1 0 P54 Output Low level 1 0 P53 Output Low level 1 0 P52 Output Low level 1 0 P51 Output Low level 1 0 P50 Output High level 1 1 * Description on operation 1. When the BSET instruction is executed, first the CPU reads port 5. Since P57 and P56 are input pins, the CPU reads the pin states (low-level and high-level input). P55 to P50 are output pins, so the CPU reads the value in PDR5. In this example PDR5 has a value of H'80, but the value read by the CPU is H'40. 2. Next, the CPU sets bit 0 of the read data to 1, changing the PDR5 data to H'41. 3. Finally, the CPU writes H'41 to PDR5, completing execution of BSET instruction. As a result of the BSET instruction, bit 0 in PDR5 becomes 1, and P50 outputs a high-level signal. However, bits 7 and 6 of PDR5 end up with different values. To prevent this problem, store a copy of the PDR5 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PDR5. * Prior to executing BSET instruction MOV.B #H'80, R0L MOV.B R0L, @RAM0 MOV.B R0L, @PDR5 P57 Input/output Pin state PCR5 PDR5 RAM0 Input Low level 0 1 1 P56 Input High level 0 0 0 The PDR5 value (H'80) is written to a work area in memory (RAM0) as well as to PDR5. P55 Output Low level 1 0 0 P54 Output Low level 1 0 0 P53 Output Low level 1 0 0 P52 Output Low level 1 0 0 P51 Output Low level 1 0 0 P50 Output Low level 1 0 0 Rev. 1.00 May 30, 2008 Page 53 of 484 REJ09B0436-0100 Section 2 CPU * BSET instruction executed BSET #0, @RAM0 The BSET instruction is executed designating the PDR5 work area (RAM0). * After executing BSET instruction MOV.B @RAM0, R0L MOV.B R0L, @PDR5 P57 Input/output Pin state PCR5 PDR5 RAM0 Input Low level 0 1 1 P56 Input High level 0 0 0 The work area (RAM0) value is written to PDR5. P55 Output Low level 1 0 0 P54 Output Low level 1 0 0 P53 Output Low level 1 0 0 P52 Output Low level 1 0 0 P51 Output Low level 1 0 0 P50 Output High level 1 1 1 (2) Bit Manipulation in a Register Containing a Write-Only Bit Example 3: BCLR instruction executed designating port 5 control register PCR5 P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins that output low-level signals. An example of setting the P50 pin as an input pin by the BCLR instruction is shown below. It is assumed that a high-level signal will be input to this input pin. * Prior to executing BCLR instruction P57 Input/output Pin state PCR5 PDR5 Input Low level 0 1 P56 Input High level 0 0 P55 Output Low level 1 0 P54 Output Low level 1 0 P53 Output Low level 1 0 P52 Output Low level 1 0 P51 Output Low level 1 0 P50 Output Low level 1 0 Rev. 1.00 May 30, 2008 Page 54 of 484 REJ09B0436-0100 Section 2 CPU * BCLR instruction executed BCLR #0, @PCR5 * After executing BCLR instruction P57 Input/output Pin state PCR5 PDR5 Output Low level 1 1 P56 Output High level 1 0 P55 Output Low level 1 0 P54 Output Low level 1 0 P53 Output Low level 1 0 P52 Output Low level 1 0 P51 Output Low level 1 0 P50 Input High level 0 0 The BCLR instruction is executed for PCR5. * Description on operation 1. When the BCLR instruction is executed, first the CPU reads PCR5. Since PCR5 is a write-only register, the CPU reads a value of H'FF, even though the PCR5 value is actually H'3F. 2. Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE. 3. Finally, H'FE is written to PCR5 and BCLR instruction execution ends. As a result of this operation, bit 0 in PCR5 becomes 0, making P50 an input port. However, bits 7 and 6 in PCR5 change to 1, so that P57 and P56 change from input pins to output pins. To prevent this problem, store a copy of the PDR5 data in a work area in memory and manipulate data of the bit in the work area, then write this data to PDR5. * Prior to executing BCLR instruction MOV.B #H'3F, R0L MOV.B R0L, @RAM0 MOV.B R0L, @PCR5 P57 Input/output Pin state PCR5 PDR5 RAM0 Input Low level 0 1 0 P56 Input High level 0 0 0 The PCR5 value (H'3F) is written to a work area in memory (RAM0) as well as to PCR5. P55 Output Low level 1 0 1 P54 Output Low level 1 0 1 P53 Output Low level 1 0 1 P52 Output Low level 1 0 1 P51 Output Low level 1 0 1 P50 Output Low level 1 0 1 Rev. 1.00 May 30, 2008 Page 55 of 484 REJ09B0436-0100 Section 2 CPU * BCLR instruction executed BCLR #0, @RAM0 The BCLR instructions executed for the PCR5 work area (RAM0). * After executing BCLR instruction MOV.B @RAM0, R0L MOV.B R0L, @PCR5 P57 Input/output Pin state PCR5 PDR5 RAM0 Input Low level 0 1 0 P56 Input High level 0 0 0 The work area (RAM0) value is written to PCR5. P55 Output Low level 1 0 1 P54 Output Low level 1 0 1 P53 Output Low level 1 0 1 P52 Output Low level 1 0 1 P51 Output Low level 1 0 1 P50 Output High level 0 0 0 Table 2.13 lists the pairs of registers that share identical addresses. Table 2.14 lists the registers that contain write-only bits. Table 2.13 Registers with Shared Addresses Register Name Timer counter and timer load register C Port data register 1* Port data register 3* Port data register 4* Port data register 5* Port data register 6* Port data register 7* Port data register 8* Port data register A* Note: * Abbr. TCC/TLC PDR1 PDR3 PDR4 PDR5 PDR6 PDR7 PDR8 PDRA Address H'FFB5 H'FFD4 H'FFD6 H'FFD7 H'FFD8 H'FFD9 H'FFDA H'FFDB H'FFDD Port data registers have the same addresses as input pins. Rev. 1.00 May 30, 2008 Page 56 of 484 REJ09B0436-0100 Section 2 CPU Table 2.14 Registers with Write-Only Bits Register Name Port control register 1 Port control register 3 Port control register 4 Port control register 5 Port control register 6 Port control register 7 Port control register 8 Port control register A Timer control register F PWM control register PWM data register U PWM data register L Abbr. PCR1 PCR3 PCR4 PCR5 PCR6 PCR7 PCR8 PCRA TCRF PWCR PWDRU PWDRL Address H'FFE4 H'FFE6 H'FFE7 H'FFE8 H'FFE9 H'FFEA H'FFEB H'FFED H'FFB6 H'FFD0 H'FFD1 H'FFD2 2.8.4 Notes on Use of the EEPMOV Instruction * The EEPMOV instruction is a block data transfer instruction. It moves the number of bytes specified by R4L from the address specified by R5 to the address specified by R6. R5 R6 R5 + R4L R6 + R4L * When setting R4L and R6, make sure that the final destination address (R6 + R4L) does not exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of the instruction. R5 R6 R5 + R4L Not allowed H'FFFF R6 + R4L Rev. 1.00 May 30, 2008 Page 57 of 484 REJ09B0436-0100 Section 2 CPU Rev. 1.00 May 30, 2008 Page 58 of 484 REJ09B0436-0100 Section 3 Exception Handling Section 3 Exception Handling 3.1 Overview Exception handling is performed in this LSI when a reset or interrupt occurs. Table 3.1 shows the priorities of these two types of exception handling. Table 3.1 Priority High Exception Handling Types and Priorities Exception Source Reset Interrupt Time of Start of Exception Handling Exception handling starts as soon as the reset state is cleared When an interrupt is requested, exception handling starts after execution of the present instruction or the exception handling in progress is completed Low 3.2 3.2.1 Reset Overview A reset is the highest-priority exception. The internal state of the CPU and the registers of the onchip peripheral modules are initialized. 3.2.2 Reset Sequence As soon as the RES pin goes low, all processing is stopped and the chip enters the reset state. To make sure the chip is reset properly, observe the following precautions. * At power on: Hold the RES pin low until the clock pulse generator output stabilizes. * Resetting during operation: Hold the RES pin low for at least 10 system clock cycles. Reset exception handling takes place as follows. * The CPU internal state and the registers of on-chip peripheral modules are initialized, with the I bit of the condition code register (CCR) set to 1. * The PC is loaded from the reset exception handling vector address (H'0000 to H'0001), after which the program starts executing from the address indicated in PC. Rev. 1.00 May 30, 2008 Page 59 of 484 REJ09B0436-0100 Section 3 Exception Handling When system power is turned on or off, the RES pin should be held low. Figure 3.1 shows the reset sequence starting from RES input. Reset cleared Program initial instruction prefetch Vector fetch Internal processing RES Internal address bus Internal read signal Internal write signal Internal data bus (16-bit) (1) (2) (2) (3) (1) Reset exception handling vector address (H'0000) (2) Program start address (3) First instruction of program Figure 3.1 Reset Sequence 3.2.3 Interrupt Immediately after Reset After a reset, if an interrupt were to be accepted before the stack pointer (SP: R7) was initialized, PC and CCR would not be pushed onto the stack correctly, resulting in program runaway. To prevent this, immediately after reset exception handling all interrupts are masked. For this reason, the initial program instruction is always executed immediately after a reset. This instruction should initialize the stack pointer (e.g. MOV.W #xx: 16, SP). Rev. 1.00 May 30, 2008 Page 60 of 484 REJ09B0436-0100 Section 3 Exception Handling 3.3 3.3.1 Interrupts Overview The interrupt sources include 13 external interrupts (IRQ4 to IRQ0, WKP7 to WKP0) and 23 internal interrupts from on-chip peripheral modules. Table 3.2 shows the interrupt sources, their priorities, and their vector addresses. When more than one interrupt is requested, the interrupt with the highest priority is processed. The interrupts have the following features: * Internal and external interrupts can be masked by the I bit in CCR. When the I bit is set to 1, interrupt request flags can be set but the interrupts are not accepted. * IRQ4 to IRQ0 and WKP7 to WKP0 can be set to either rising edge sensing or falling edge sensing. Rev. 1.00 May 30, 2008 Page 61 of 484 REJ09B0436-0100 Section 3 Exception Handling Table 3.2 Interrupt Sources and Their Priorities Interrupt Reset IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 WKP0 WKP1 WKP2 WKP3 WKP4 WKP5 WKP6 WKP7 Timer A overflow Timer C overflow or underflow Timer FL compare match Timer FL overflow Timer FH compare match Timer FH overflow Timer G input capture Timer G overflow SCI3-1 transmit end SCI3-1 transmit data empty SCI3-1 receive data full SCI3-1 overrrun error SCI3-1 framing error SCI3-1 parity error SCI3-2 transmit end SCI3-2 transmit data empty SCI3-2 receive data full SCI3-2 overrun error SCI3-2 framing error SCI3-2 parity error A/D conversion end Direct transfer Vector Number 0 4 5 6 7 8 9 Vector Address H'0000 to H'0001 H'0008 to H'0009 H'000A to H'000B H'000C to H'000D H'000E to H'000F H'0010 to H'0011 H'0012 to H'0013 Priority High Interrupt Source RES Watchdog timer IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 WKP0 WKP1 WKP2 WKP3 WKP4 WKP5 WKP6 WKP7 Timer A Timer C Timer FL Timer FH Timer G SCI3-1 11 13 14 15 16 17 H'0016 to H'0017 H'0018 to H'0019 H'001A to H'001B H'001C to H'001D H'001E to H'001F H'0020 to H'0021 H'0022 to H'0023 Asynchronous counter Asynchronous counter overflow 12 SCI3-2 18 H'0024 to H'0025 A/D (SLEEP instruction executed) Note: 19 20 H'0026 to H'0027 H'0028 to H'0029 Low Vector addresses H'0002 to H'0007 and H'0014 to H'0015 are reserved and cannot be used. Rev. 1.00 May 30, 2008 Page 62 of 484 REJ09B0436-0100 Section 3 Exception Handling 3.3.2 Interrupt Control Registers Table 3.3 lists the registers that control interrupts. Table 3.3 Name IRQ edge select register Interrupt enable register 1 Interrupt enable register 2 Interrupt request register 1 Interrupt request register 2 Wakeup interrupt request register Wakeup edge select register Note: * Interrupt Control Registers Abbreviation IEGR IENR1 IENR2 IRR1 IRR2 IWPR WEGR R/W R/W R/W R/W R/W* R/W* R/W* R/W Initial Value H'E0 H'00 H'00 H'20 H'00 H'00 H'00 Address H'FFF2 H'FFF3 H'FFF4 H'FFF6 H'FFF7 H'FFF9 H'FF90 Write is enabled only for writing of 0 to clear a flag. (1) Bit IRQ Edge Select Register (IEGR) 7 -- 1 -- 6 -- 1 -- 5 -- 1 -- 4 IEG4 0 R/W 3 IEG3 0 R/W 2 IEG2 0 R/W 1 IEG1 0 R/W 0 IEG0 0 R/W Initial value Read/Write IEGR is an 8-bit read/write register used to designate whether pins IRQ4 to IRQ0 are set to rising edge sensing or falling edge sensing. Bits 7 to 5: Reserved bits Bits 7 to 5 are reserved: they are always read as 1 and cannot be modified. Bit 4: IRQ4 edge select (IEG4) Bit 4 selects the input sensing of the IRQ4 pin and ADTRG pin. Bit 4 IEG4 0 1 Description Falling edge of IRQ4 and ADTRG pin input is detected Rising edge of IRQ4 and ADTRG pin input is detected (initial value) Rev. 1.00 May 30, 2008 Page 63 of 484 REJ09B0436-0100 Section 3 Exception Handling Bit 3: IRQ3 edge select (IEG3) Bit 3 selects the input sensing of the IRQ3 pin and TMIF pin. Bit 3 IEG3 0 1 Description Falling edge of IRQ3 and TMIF pin input is detected Rising edge of IRQ3 and TMIF pin input is detected (initial value) Bit 2: IRQ2 edge select (IEG2) Bit 2 selects the input sensing of pin IRQ2. Bit 2 IEG2 0 1 Description Falling edge of IRQ2 pin input is detected Rising edge of IRQ2 pin input is detected (initial value) Bit 1: IRQ1 edge select (IEG1) Bit 1 selects the input sensing of the IRQ1 pin and TMIC pin. Bit 1 IEG1 0 1 Description Falling edge of IRQ1 and TMIC pin input is detected Rising edge of IRQ1 and TMIC pin input is detected (initial value) Bit 0: IRQ0 edge select (IEG0) Bit 0 selects the input sensing of pin IRQ0. Bit 0 IEG0 0 1 Description Falling edge of IRQ0 pin input is detected Rising edge of IRQ0 pin input is detected (initial value) Rev. 1.00 May 30, 2008 Page 64 of 484 REJ09B0436-0100 Section 3 Exception Handling (2) Bit Interrupt Enable Register 1 (IENR1) 7 IENTA 0 R/W 6 -- 0 R/W 5 IENWP 0 R/W 4 IEN4 0 R/W 3 IEN3 0 R/W 2 IEN2 0 R/W 1 IEN1 0 R/W 0 IEN0 0 R/W Initial value Read/Write IENR1 is an 8-bit read/write register that enables or disables interrupt requests. Bit 7: Timer A interrupt enable (IENTA) Bit 7 enables or disables timer A overflow interrupt requests. Bit 7 IENTA 0 1 Description Disables timer A interrupt requests Enables timer A interrupt requests (initial value) Bit 6: Reserved bit Bit 6 is a readable/writable reserved bit. It is initialized to 0 by a reset. Bit 5: Wakeup interrupt enable (IENWP) Bit 5 enables or disables WKP7 to WKP0 interrupt requests. Bit 5 IENWP 0 1 Description Disables WKP7 to WKP0 interrupt requests Enables WKP7 to WKP0 interrupt requests (initial value) Rev. 1.00 May 30, 2008 Page 65 of 484 REJ09B0436-0100 Section 3 Exception Handling Bits 4 to 0: IRQ4 to IRQ0 interrupt enable (IEN4 to IEN0) Bits 4 to 0 enable or disable IRQ4 to IRQ0 interrupt requests. Bit n IENn 0 1 Description Disables interrupt requests from pin IRQn Enables interrupt requests from pin IRQn (n = 4 to 0) (initial value) (3) Bit Interrupt Enable Register 2 (IENR2) 7 IENDT 0 R/W 6 IENAD 0 R/W 5 -- 0 R/W 4 IENTG 0 R/W 3 0 R/W 2 0 R/W 1 IENTC 0 R/W 0 IENEC 0 R/W IENTFH IENTFL Initial value Read/Write IENR2 is an 8-bit read/write register that enables or disables interrupt requests. Bit 7: Direct transfer interrupt enable (IENDT) Bit 7 enables or disables direct transfer interrupt requests. Bit 7 IENDT 0 1 Description Disables direct transfer interrupt requests Enables direct transfer interrupt requests (initial value) Bit 6: A/D converter interrupt enable (IENAD) Bit 6 enables or disables A/D converter interrupt requests. Bit 6 IENAD 0 1 Description Disables A/D converter interrupt requests Enables A/D converter interrupt requests (initial value) Rev. 1.00 May 30, 2008 Page 66 of 484 REJ09B0436-0100 Section 3 Exception Handling Bit 5: Reserved bit Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset. Bit 4: Timer G interrupt enable (IENTG) Bit 4 enables or disables timer G input capture or overflow interrupt requests. Bit 4 IENTG 0 1 Description Disables timer G interrupt requests Enables timer G interrupt requests (initial value) Bit 3: Timer FH interrupt enable (IENTFH) Bit 3 enables or disables timer FH compare match and overflow interrupt requests. Bit 3 IENTFH 0 1 Description Disables timer FH interrupt requests Enables timer FH interrupt requests (initial value) Bit 2: Timer FL interrupt enable (IENTFL) Bit 2 enables or disables timer FL compare match and overflow interrupt requests. Bit 2 IENTFL 0 1 Description Disables timer FL interrupt requests Enables timer FL interrupt requests (initial value) Bit 1: Timer C interrupt enable (IENTC) Bit 1 enables or disables timer C overflow and underflow interrupt requests. Bit 1 IENTC 0 1 Description Disables timer C interrupt requests Enables timer C interrupt requests (initial value) Rev. 1.00 May 30, 2008 Page 67 of 484 REJ09B0436-0100 Section 3 Exception Handling Bit 0: Asynchronous event counter interrupt enable (IENEC) Bit 0 enables or disables asynchronous event counter interrupt requests. Bit 0 IENEC 0 1 Description Disables asynchronous event counter interrupt requests Enables asynchronous event counter interrupt requests (initial value) For details of SCI3-1 and SCI3-2 interrupt control, see section 10.2.6, Serial Control Register 3 (SCR3). (4) Bit Initial value Read/Write Interrupt Request Register 1 (IRR1) 7 IRRTA 0 R/W * 6 -- 0 R/W * 5 -- 1 -- 4 IRRI4 0 R/W * 3 IRRI3 0 R/W * 2 IRRI2 0 R/W * 1 IRRI1 0 R/W * 0 IRRI0 0 R/W * Note: * Only a write of 0 for flag clearing is possible IRR1 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a timer A or IRQ4 to IRQ0 interrupt is requested. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag. Bit 7: Timer A interrupt request flag (IRRTA) Bit 7 IRRTA 0 1 Description Clearing condition: When IRRTA = 1, it is cleared by writing 0 Setting condition: When the timer A counter value overflows from H'FF to H'00 (initial value) Bit 6: Reserved bit Bit 6 is a readable/writable reserved bit. It is initialized to 0 by a reset. Rev. 1.00 May 30, 2008 Page 68 of 484 REJ09B0436-0100 Section 3 Exception Handling Bit 5: Reserved bit Bit 5 is reserved; it is always read as 1 and cannot be modified. Bits 4 to 0: IRQ4 to IRQ0 interrupt request flags (IRRI4 to IRRI0) Bit n IRRIn 0 1 Description Clearing condition: When IRRIn = 1, it is cleared by writing 0 Setting condition: When pin IRQn is designated for interrupt input and the designated signal edge is input (n = 4 to 0) (initial value) (5) Bit Interrupt Request Register 2 (IRR2) 7 IRRDT 0 R/W * 6 IRRAD 0 R/W * 5 -- 0 R/W 4 IRRTG 0 R/W * 3 0 R/W * 2 0 R/W * 1 IRRTC 0 R/W * 0 IRREC 0 R/W * IRRTFH IRRTFL Initial value Read/Write Note: * Only a write of 0 for flag clearing is possible IRR2 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a direct transfer, A/D converter, Timer G, Timer FH, Timer FC, or Timer C interrupt is requested. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag. Bit 7: Direct transfer interrupt request flag (IRRDT) Bit 7 IRRDT 0 1 Description Clearing condition: When IRRDT = 1, it is cleared by writing 0 Setting condition: When a direct transfer is made by executing a SLEEP instruction while DTON = 1 in SYSCR2 (initial value) Rev. 1.00 May 30, 2008 Page 69 of 484 REJ09B0436-0100 Section 3 Exception Handling Bit 6: A/D converter interrupt request flag (IRRAD) Bit 6 IRRAD 0 1 Description Clearing condition: When IRRAD = 1, it is cleared by writing 0 Setting condition: When A/D conversion is completed and ADSF is cleared to 0 in ADSR (initial value) Bit 5: Reserved bit Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset. Bit 4: Timer G interrupt request flag (IRRTG) Bit 4 IRRTG 0 1 Description Clearing condition: When IRRTG = 1, it is cleared by writing 0 Setting condition: When the TMIG pin is designated for TMIG input and the designated signal edge is input, or when TCG overflows while OVIE is set to 1 in TMG (initial value) Bit 3: Timer FH interrupt request flag (IRRTFH) Bit 3 IRRTFH 0 1 Description Clearing condition: When IRRTFH = 1, it is cleared by writing 0 Setting condition: When TCFH and OCRFH match in 8-bit timer mode, or when TCF (TCFL, TCFH) and OCRF (OCRFL, OCRFH) match in 16-bit timer mode (initial value) Rev. 1.00 May 30, 2008 Page 70 of 484 REJ09B0436-0100 Section 3 Exception Handling Bit 2: Timer FL interrupt request flag (IRRTFL) Bit 2 IRRTFL 0 1 Description Clearing condition: When IRRTFL= 1, it is cleared by writing 0 Setting condition: When TCFL and OCRFL match in 8-bit timer mode (initial value) Bit 1: Timer C interrupt request flag (IRRTC) Bit 1 IRRTC 0 1 Description Clearing condition: When IRRTC= 1, it is cleared by writing 0 Setting condition: When the timer C counter value overflows (from H'FF to H'00) or underflows (from H'00 to H'FF) (initial value) Bit 0: Asynchronous event counter interrupt request flag (IRREC) Bit 0 IRREC 0 1 Description Clearing condition: When IRREC = 1, it is cleared by writing 0 Setting condition: When ECH overflows in 16-bit counter mode, or ECH or ECL overflows in 8-bit counter mode (initial value) Rev. 1.00 May 30, 2008 Page 71 of 484 REJ09B0436-0100 Section 3 Exception Handling (6) Bit Wakeup Interrupt Request Register (IWPR) 7 IWPF7 0 R/W * 6 IWPF6 0 R/W * 5 IWPF5 0 R/W * 4 IWPF4 0 R/W * 3 IWPF3 0 R/W * 2 IWPF2 0 R/W * 1 IWPF1 0 R/W * 0 IWPF0 0 R/W * Initial value Read/Write Note: * Only a write of 0 for flag clearing is possible IWPR is an 8-bit read/write register containing wakeup interrupt request flags. When one of pins WKP7 to WKP0 is designated for wakeup input and a rising or falling edge is input at that pin, the corresponding flag in IWPR is set to 1. A flag is not cleared automatically when the corresponding interrupt is accepted. Flags must be cleared by writing 0. Bits 7 to 0: Wakeup interrupt request flags (IWPF7 to IWPF0) Bit n IWPFn 0 1 Description Clearing condition: When IWPFn= 1, it is cleared by writing 0 Setting condition: When pin WKPn is designated for wakeup input and a rising or falling edge is input at that pin (n = 7 to 0) (initial value) (7) Bit Wakeup Edge Select Register (WEGR) 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W 2 0 R/W 1 0 R/W 0 0 R/W WKEGS7 WKEGS6 WKEGS5 WKEGS4 WKEGS3 WKEGS2 WKEGS1 WKEGS0 Initial value Read/Write WEGR is an 8-bit read/write register that specifies rising or falling edge sensing for pins WKPn. WEGR is initialized to H'00 by a reset. Rev. 1.00 May 30, 2008 Page 72 of 484 REJ09B0436-0100 Section 3 Exception Handling Bit n: WKPn edge select (WKEGSn) Bit n selects WKPn pin input sensing. Bit n WKEGSn 0 1 Description WKPn pin falling edge detected WKPn pin rising edge detected (n = 7 to 0) (initial value) 3.3.3 External Interrupts There are 13 external interrupts: IRQ4 to IRQ0 and WKP7 to WKP0. (1) Interrupts WKP7 to WKP0 Interrupts WKP7 to WKP0 are requested by either rising or falling edge input to pins WKP7 to WKP0. When these pins are designated as pins WKP7 to WKP0 in port mode register 5 and a rising or falling edge is input, the corresponding bit in IWPR is set to 1, requesting an interrupt. Recognition of wakeup interrupt requests can be disabled by clearing the IENWP bit to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR. When WKP7 to WKP0 interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector number 9 is assigned to interrupts WKP7 to WKP0. All eight interrupt sources have the same vector number, so the interrupt-handling routine must discriminate the interrupt source. (2) Interrupts IRQ4 to IRQ0 Interrupts IRQ4 to IRQ0 are requested by input signals to pins IRQ4 to IRQ0. These interrupts are detected by either rising edge sensing or falling edge sensing, depending on the settings of bits IEG4 to IEG0 in IEGR. When these pins are designated as pins IRQ4 to IRQ0 in port mode register 3 and 1 and the designated edge is input, the corresponding bit in IRR1 is set to 1, requesting an interrupt. Recognition of these interrupt requests can be disabled individually by clearing bits IEN4 to IEN0 to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR. When IRQ4 to IRQ0 interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector numbers 8 to 4 are assigned to interrupts IRQ4 to IRQ0. The order of priority is from IRQ0 (high) to IRQ4 (low). Table 3.2 gives details. Rev. 1.00 May 30, 2008 Page 73 of 484 REJ09B0436-0100 Section 3 Exception Handling 3.3.4 Internal Interrupts There are 23 internal interrupts that can be requested by the on-chip peripheral modules. When a peripheral module requests an interrupt, the corresponding bit in IRR1 or IRR2 is set to 1. Recognition of individual interrupt requests can be disabled by clearing the corresponding bit in IENR1 or IENR2. All these interrupts can be masked by setting the I bit to 1 in CCR. When internal interrupt handling is initiated, the I bit is set to 1 in CCR. Vector numbers from 20 to 11 are assigned to these interrupts. Table 3.2 shows the order of priority of interrupts from on-chip peripheral modules. 3.3.5 Interrupt Operations Interrupts are controlled by an interrupt controller. Figure 3.2 shows a block diagram of the interrupt controller. Figure 3.3 shows the flow up to interrupt acceptance. Interrupt controller External or internal interrupts Priority decision logic Interrupt request External interrupts or internal interrupt enable signals I CCR (CPU) Figure 3.2 Block Diagram of Interrupt Controller Rev. 1.00 May 30, 2008 Page 74 of 484 REJ09B0436-0100 Section 3 Exception Handling Interrupt operation is described as follows. * When an interrupt condition is met while the interrupt enable register bit is set to 1, an interrupt request signal is sent to the interrupt controller. * When the interrupt controller receives an interrupt request, it sets the interrupt request flag. * From among the interrupts with interrupt request flags set to 1, the interrupt controller selects the interrupt request with the highest priority and holds the others pending. (Refer to table 3.2 for a list of interrupt priorities.) * The interrupt controller checks the I bit of CCR. If the I bit is 0, the selected interrupt request is accepted; if the I bit is 1, the interrupt request is held pending. * If the interrupt is accepted, after processing of the current instruction is completed, both PC and CCR are pushed onto the stack. The state of the stack at this time is shown in figure 3.4. The PC value pushed onto the stack is the address of the first instruction to be executed upon return from interrupt handling. * The I bit of CCR is set to 1, masking further interrupts. * The vector address corresponding to the accepted interrupt is generated, and the interrupt handling routine located at the address indicated by the contents of the vector address is executed. Notes: 1. When disabling interrupts by clearing bits in an interrupt enable register, or when clearing bits in an interrupt request register, always do so while interrupts are masked (I = 1). 2. If the above clear operations are performed while I = 0, and as a result a conflict arises between the clear instruction and an interrupt request, exception processing for the interrupt will be executed after the clear instruction has been executed. Rev. 1.00 May 30, 2008 Page 75 of 484 REJ09B0436-0100 Section 3 Exception Handling Program execution state IRRI0 = 1 Yes IEN0 = 1 Yes No No No IRRI1 = 1 Yes IEN1 = 1 Yes No No IRRI2 = 1 Yes IEN2 = 1 Yes No IRRDT = 1 Yes IENDT = 1 Yes No No No I=0 Yes PC contents saved CCR contents saved I1 Branch to interrupt handling routine Legend: PC: Program counter CCR: Condition code register I: I bit of CCR Figure 3.3 Flow Up to Interrupt Acceptance Rev. 1.00 May 30, 2008 Page 76 of 484 REJ09B0436-0100 Section 3 Exception Handling SP - 4 SP - 3 SP - 2 SP - 1 SP (R7) Stack area SP (R7) SP + 1 SP + 2 SP + 3 SP + 4 CCR CCR * PCH PCL Even address Prior to start of interrupt exception handling Legend: PCH: Upper 8 bits of program counter (PC) Lower 8 bits of program counter (PC) PCL: CCR: Condition code register Stack pointer SP: PC and CCR saved to stack After completion of interrupt exception handling Notes: 1. PC shows the address of the first instruction to be executed upon return from the interrupt handling routine. 2. Register contents must always be saved and restored by word access, starting from an even-numbered address. * Ignored on return. Figure 3.4 Stack State after Completion of Interrupt Exception Handling Figure 3.5 shows a typical interrupt sequence. Rev. 1.00 May 30, 2008 Page 77 of 484 REJ09B0436-0100 REJ09B0436-0100 Interrupt is accepted Instruction prefetch Internal processing Stack access Vector fetch Prefetch instruction of Internal interrupt-handling routine processing (1) (3) (5) (6) (8) (9) (2) (4) (1) (7) (9) (10) Section 3 Exception Handling Interrupt level decision and wait for end of instruction Rev. 1.00 May 30, 2008 Page 78 of 484 Interrupt request signal Internal address bus Internal read signal Internal write signal Figure 3.5 Interrupt Sequence Internal data bus (16 bits) (1) Instruction prefetch address (Instruction is not executed. Address is saved as PC contents, becoming return address.) (2)(4) Instruction code (not executed) (3) Instruction prefetch address (Instruction is not executed.) (5) SP - 2 (6) SP - 4 (7) CCR (8) Vector address (9) Starting address of interrupt-handling routine (contents of vector) (10) First instruction of interrupt-handling routine Section 3 Exception Handling 3.3.6 Interrupt Response Time Table 3.4 shows the number of wait states after an interrupt request flag is set until the first instruction of the interrupt handler is executed. Table 3.4 Item Waiting time for completion of executing instruction* Saving of PC and CCR to stack Vector fetch Instruction fetch Internal processing Note: * Not including EEPMOV instruction. Interrupt Wait States States 1 to 13 4 2 4 4 Total 15 to 27 Rev. 1.00 May 30, 2008 Page 79 of 484 REJ09B0436-0100 Section 3 Exception Handling 3.4 3.4.1 Application Notes Notes on Stack Area Use When word data is accessed in the LSI, the least significant bit of the address is regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @-SP) or POP Rn (MOV.W @SP+, Rn) to save or restore register values. Setting an odd address in SP may cause a program to crash. An example is shown in figure 3.6. SP SP PCH PC L SP R1L PC L H'FEFC H'FEFD H'FEFF BSR instruction SP set to H'FEFF MOV. B R1L, @-R7 Contents of PCH are lost Stack accessed beyond SP Legend: PCH: Upper byte of program counter PCL: Lower byte of program counter R1L: General register R1L SP: Stack pointer Figure 3.6 Operation when Odd Address is Set in SP When CCR contents are saved to the stack during interrupt exception handling or restored when RTE is executed, this also takes place in word size. Both the upper and lower bytes of word data are saved to the stack; on return, the even address contents are restored to CCR while the odd address contents are ignored. Rev. 1.00 May 30, 2008 Page 80 of 484 REJ09B0436-0100 Section 3 Exception Handling 3.4.2 Notes on Rewriting Port Mode Registers When a port mode register is rewritten to switch the functions of external interrupt pins, the following points should be observed. When an external interrupt pin function is switched by rewriting the port mode register that controls pins IRQ4 to IRQ0, WKP7 to WKP0, the interrupt request flag may be set to 1 at the time the pin function is switched, even if no valid interrupt is input at the pin. Be sure to clear the interrupt request flag to 0 after switching pin functions. Table 3.5 shows the conditions under which interrupt request flags are set to 1 in this way. Table 3.5 Conditions Under which Interrupt Request Flag is Set to 1 Interrupt Request Flags Set to 1 Conditions IRR1 IRRI4 IRRI3 IRRI2 IRRI1 IRRI0 IWPR IWPF7 IWPF6 IWPF5 IWPF4 IWPF3 IWPF2 IWPF1 IWPF0 When PMR1 bit IRQ4 is changed from 0 to 1 while pin IRQ4 is low and IEGR bit IEG4 = 0. When PMR1 bit IRQ4 is changed from 1 to 0 while pin IRQ4 is low and IEGR bit IEG4 = 1. When PMR1 bit IRQ3 is changed from 0 to 1 while pin IRQ3 is low and IEGR bit IEG3 = 0. When PMR1 bit IRQ3 is changed from 1 to 0 while pin IRQ3 is low and IEGR bit IEG3 = 1. When PMR1 bit IRQ2 is changed from 0 to 1 while pin IRQ2 is low and IEGR bit IEG2 = 0. When PMR1 bit IRQ2 is changed from 1 to 0 while pin IRQ2 is low and IEGR bit IEG2 = 1. When PMR1 bit IRQ1 is changed from 0 to 1 while pin IRQ1 is low and IEGR bit IEG1 = 0. When PMR1 bit IRQ1 is changed from 1 to 0 while pin IRQ1 is low and IEGR bit IEG1 = 1. When PMR3 bit IRQ0 is changed from 0 to 1 while pin IRQ0 is low and IEGR bit IEG0 = 0. When PMR3 bit IRQ0 is changed from 1 to 0 while pin IRQ0 is low and IEGR bit IEG0 = 1. When PMR5 bit WKP7 is changed from 0 to 1 while pin WKP7 is low. When PMR5 bit WKP6 is changed from 0 to 1 while pin WKP6 is low. When PMR5 bit WKP5 is changed from 0 to 1 while pin WKP5 is low. When PMR5 bit WKP4 is changed from 0 to 1 while pin WKP4 is low. When PMR5 bit WKP3 is changed from 0 to 1 while pin WKP3 is low. When PMR5 bit WKP2 is changed from 0 to 1 while pin WKP2 is low. When PMR5 bit WKP1 is changed from 0 to 1 while pin WKP1 is low. When PMR5 bit WKP0 is changed from 0 to 1 while pin WKP0 is low. Rev. 1.00 May 30, 2008 Page 81 of 484 REJ09B0436-0100 Section 3 Exception Handling Figure 3.7 shows the procedure for setting a bit in a port mode register and clearing the interrupt request flag. When switching a pin function, mask the interrupt before setting the bit in the port mode register. After accessing the port mode register, execute at least one instruction (e.g., NOP), then clear the interrupt request flag from 1 to 0. If the instruction to clear the flag is executed immediately after the port mode register access without executing an intervening instruction, the flag will not be cleared. An alternative method is to avoid the setting of interrupt request flags when pin functions are switched by keeping the pins at the high level so that the conditions in table 3.5 do not occur. Interrupts masked. (Another possibility is to disable the relevant interrupt in interrupt enable register 1.) CCR I bit 1 Set port mode register bit Execute NOP instruction Clear interrupt request flag to 0 After setting the port mode register bit, first execute at least one instruction (e.g., NOP), then clear the interrupt request flag to 0 CCR I bit 0 Interrupt mask cleared Figure 3.7 Port Mode Register Setting and Interrupt Request Flag Clearing Procedure Rev. 1.00 May 30, 2008 Page 82 of 484 REJ09B0436-0100 Section 3 Exception Handling 3.4.3 Method for Clearing Interrupt Request Flags Use the recommended method, given below when clearing the flags of interrupt request registers (IRR1, IRR2, IWPR). * Recommended method Use a single instruction to clear flags. The bit control instruction and byte-size data transfer instruction can be used. Two examples of program code for clearing IRRI1 (bit 1 of IRR1) are given below. BCLR #1, @IRR1:8 MOV.B R1L, @IRR1:8 (set the value of R1L to B'11111101) * Example of a malfunction When flags are cleared with multiple instructions, other flags might be cleared during execution of the instructions, even though they are currently set, and this will cause a malfunction. Here is an example in which IRRI0 is cleared and disabled in the process of clearing IRRI1 (bit 1 of IRR1). MOV.B @IRR1:8,R1L ......... IRRI0 = 0 at this time AND.B #B'11111101,R1L ..... Here, IRRI0 = 1 MOV.B R1L,@IRR1:8 ......... IRRI0 is cleared to 0 In the above example, it is assumed that an IRQ0 interrupt is generated while the AND.B instruction is executing. The IRQ0 interrupt is disabled because, although the original objective is clearing IRRI1, IRRI0 is also cleared. Rev. 1.00 May 30, 2008 Page 83 of 484 REJ09B0436-0100 Section 3 Exception Handling Rev. 1.00 May 30, 2008 Page 84 of 484 REJ09B0436-0100 Section 4 Clock Pulse Generators Section 4 Clock Pulse Generators 4.1 Overview Clock oscillator circuitry (CPG: clock pulse generator) is provided on-chip, including both a system clock pulse generator and a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator and system clock dividers. The subclock pulse generator consists of a subclock oscillator circuit and a subclock divider. 4.1.1 Block Diagram Figure 4.1 shows a block diagram of the clock pulse generators. OSC/2 System clock divider (1/2) System clock divider W /2 W /4 W /8 OSC/128 OSC/64 OSC/32 OSC/16 Prescaler S (13 bits) /2 to /8192 W SUB W /2 W /4 W /8 to W /128 OSC 1 OSC 2 System clock oscillator OSC (f OSC) System clock pulse generator EXCL X1 X2 Subclock oscillator W (f W ) Subclock divider (1/2, 1/4, 1/8) Subclock pulse generator Prescaler W (5 bits) Figure 4.1 Block Diagram of Clock Pulse Generators 4.1.2 System Clock and Subclock The basic clock signals that drive the CPU and on-chip peripheral modules are and SUB. Four of the clock signals have names: is the system clock, SUB is the subclock, OSC is the oscillator clock, and W is the watch clock. The clock signals available for use by peripheral modules are /2, /4, /8, /16, /32, /64, /128, /256, /512, /1024, /2048, /4096, /8192, W, W/2, W/4, W/8, W/16, W/32, W/64, and W/128. The clock requirements differ from one module to another. Rev. 1.00 May 30, 2008 Page 85 of 484 REJ09B0436-0100 Section 4 Clock Pulse Generators 4.2 System Clock Generator Clock pulses can be supplied to the system clock divider either by connecting a crystal or ceramic oscillator, or by providing external clock input. (1) Connecting a Crystal Oscillator Figure 4.2 shows a typical method of connecting a crystal oscillator. For information on recommended resonators, see the product AC characteristics listed in section 16, Electrical Characteristics. Please consult with the resonator manufacturer when selecting a resonator model. R f = 1 M 20% C1 OSC 1 Rf OSC 2 C2 Figure 4.2 Typical Connection to Crystal Oscillator (2) Connecting a Ceramic Oscillator Figure 4.3 shows a typical method of connecting a ceramic oscillator. For information on recommended resonators, see the product AC characteristics listed in section 16, Electrical Characteristics. Please consult with the resonator manufacturer when selecting a resonator model. C1 OSC 1 Rf OSC 2 C2 R f = 1 M 20% Figure 4.3 Typical Connection to Ceramic Oscillator Rev. 1.00 May 30, 2008 Page 86 of 484 REJ09B0436-0100 Section 4 Clock Pulse Generators (3) Notes on Board Design When generating clock pulses by connecting a crystal or ceramic oscillator, pay careful attention to the following points. Avoid running signal lines close to the oscillator circuit, since the oscillator may be adversely affected by induction currents. (See figure 4.4.) The board should be designed so that the oscillator and load capacitors are located as close as possible to pins OSC1 and OSC2. To be avoided Signal A Signal B C1 OSC 1 OSC 2 C2 Figure 4.4 Board Design of Oscillator Circuit Rev. 1.00 May 30, 2008 Page 87 of 484 REJ09B0436-0100 Section 4 Clock Pulse Generators (4) External Clock Input Method Connect an external clock signal to pin OSC1, and leave pin OSC2 open. Figure 4.5 shows a typical connection. OSC 1 OSC 2 External clock input Open Figure 4.5 External Clock Input (Example) Frequency Duty cycle Oscillator Clock (OSC) 45% to 55% Note: The circuit parameters above are recommended by the crystal or ceramic oscillator manufacturer. The circuit parameters are affected by the crystal or ceramic oscillator and floating capacitance when designing the board. When using the oscillator, consult with the crystal or ceramic oscillator manufacturer to determine the circuit parameters. Rev. 1.00 May 30, 2008 Page 88 of 484 REJ09B0436-0100 Section 4 Clock Pulse Generators 4.3 (1) Subclock Generator Connecting a 32.768 kHz/38.4 kHz Crystal Oscillator Clock pulses can be supplied to the subclock divider by connecting a 32.768 kHz/38.4 kHz crystal oscillator, as shown in figure 4.6. Follow the same precautions as noted under 3. notes on board design for the system clock in 4.2. C1 X1 X2 C2 C1 = C 2 = 15 pF (typ.) Note: Circuit constants should be determined in consultation with the resonator manufacturer. Oscillation frequency 38.4 kHz 32.768 kHz Manufacturer Seiko Instrument Inc. Nihon Denpa Kogyo Products Name VTC-200 MX73P Figure 4.6 Typical Connection to 32.768 kHz/38.4 kHz Crystal Oscillator (Subclock) Figure 4.7 shows the equivalent circuit of the 32.768 kHz/38.4 kHz crystal oscillator. CS LS X1 RS X2 C0 C0 = 1.5 pF typ RS = 14 k typ f W = 32.768 kHz/38.4kHz Figure 4.7 Equivalent Circuit of 32.768 kHz/38.4 kHz Crystal Oscillator Rev. 1.00 May 30, 2008 Page 89 of 484 REJ09B0436-0100 Section 4 Clock Pulse Generators (2) Pin Connection when Not Using Subclock When the subclock is not used, connect pin X1 to GND and leave pin X2 open, as shown in figure 4.8. X1 X2 GND Open Figure 4.8 Pin Connection when not Using Subclock (3) External Clock Input Connect pin X1 to GND and leave pin X2 open. Input an external clock to pin EXCL. Set bit EXCL in register PMR2 to 1 to supply the external clock to the internal components of the device. A connection example is shown in figure 4.9. X1 GND X2 Open P31/UD/EXCL External clock input Figure 4.9 Pin Connection when Inputting External Clock Frequency Duty Subclock (w) 45% to 55% Rev. 1.00 May 30, 2008 Page 90 of 484 REJ09B0436-0100 Section 4 Clock Pulse Generators 4.4 Prescalers This LSI is equipped with two on-chip prescalers having different input clocks (prescaler S and prescaler W). Prescaler S is a 13-bit counter using the system clock () as its input clock. Its prescaled outputs provide internal clock signals for on-chip peripheral modules. Prescaler W is a 5-bit counter using a 32.768 kHz or 38.4 kHz signal divided by 4 (W/4) as its input clock. Its prescaled outputs are used by timer A as a time base for timekeeping. (1) Prescaler S (PSS) Prescaler S is a 13-bit counter using the system clock () as its input clock. It is incremented once per clock period. Prescaler S is initialized to H'0000 by a reset, and starts counting on exit from the reset state. In standby mode, watch mode, subactive mode, and subsleep mode, the system clock pulse generator stops. Prescaler S also stops and is initialized to H'0000. The CPU cannot read or write prescaler S. The output from prescaler S is shared by timer A, timer C, timer F, timer G, SCI3-1, SC3-2, the A/D converter, the LCD controller, the watchdog timer, and the 14-bit PWM. The divider ratio can be set separately for each on-chip peripheral function. In active (medium-speed) mode the clock input to prescaler S is osc/16, osc/32, osc/64, or osc/128. (2) Prescaler W (PSW) Prescaler W is a 5-bit counter using a 32.768 kHz/38.4 kHz signal divided by 4 (W/4) as its input clock. Prescaler W is initialized to H'00 by a reset, and starts counting on exit from the reset state. Even in standby mode, watch mode, subactive mode, or subsleep mode, prescaler W continues functioning so long as clock signals are supplied to pins X1 and X2. Prescaler W can be reset by setting 1s in bits TMA3 and TMA2 of timer mode register A (TMA). Output from prescaler W can be used to drive timer A, in which case timer A functions as a time base for timekeeping. Rev. 1.00 May 30, 2008 Page 91 of 484 REJ09B0436-0100 Section 4 Clock Pulse Generators 4.5 Note on Oscillators Oscillator characteristics are closely related to board design and should be carefully evaluated by the user, referring to the examples shown in this section. Oscillator circuit constants will differ depending on the oscillator element, stray capacitance in its interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the oscillator element manufacturer. Design the circuit so that the oscillator element never receives voltages exceeding its maximum rating. TEST OSC1 OSC2 Vss X2 X1 P17 (Vss) Figure 4.10 Example of Crystal and Ceramic Oscillator Element Arrangement Figure 4.11 (1) shows an example measuring circuit with the negative resistance suggested by the oscillator manufacturer. Note that if the negative resistance of the circuit is less than that suggested by the oscillator manufacturer, it may be difficult to start the main oscillator. If it is determined that oscillation is not occurring because the negative resistance is lower than the level suggested by the oscillator manufacturer, the circuit may be modified as shown in figure 4.11 (2) through (4). Which of the modification suggestions to use and the capacitor capacitance should be decided based upon an evaluation of factors such as the negative resistance and the frequency deviation. Rev. 1.00 May 30, 2008 Page 92 of 484 REJ09B0436-0100 Section 4 Clock Pulse Generators Modification point OSC1 C1 Rf OSC2 C2 Negative resistance, addition of -R C2 C1 Rf OSC2 OSC1 (1) Negative Resistance Measuring Circuit (2) Oscillator Circuit Modification Suggestion 1 Modification point Modification point OSC1 C1 Rf C1 C3 OSC1 Rf OSC2 C2 OSC2 C2 (3) Oscillator Circuit Modification Suggestion 2 (4) Oscillator Circuit Modification Suggestion 3 Figure 4.11 Negative Resistance Measurement and Circuit Modification Suggestions 4.5.1 Definition of Oscillation Stabilization Wait Time Figure 4.12 shows the oscillation waveform (OSC2), system clock (), and microcomputer operating mode when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with an oscillator element connected to the system clock oscillator. As shown in figure 4.12, as the system clock oscillator is halted in standby mode, watch mode, and subactive mode, when a transition is made to active (high-speed/medium-speed) mode, the sum of the following two times (oscillation stabilization time and wait time) is required. Rev. 1.00 May 30, 2008 Page 93 of 484 REJ09B0436-0100 Section 4 Clock Pulse Generators (1) Oscillation Stabilization Time (trc) The time from the point at which the system clock oscillator oscillation waveform starts to change when an interrupt is generated, until the amplitude of the oscillation waveform increases and the oscillation frequency stabilizes. (2) Wait Time The time required for the CPU and peripheral functions to begin operating after the oscillation waveform frequency and system clock have stabilized. The wait time setting is selected with standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in system control register 1 (SYSCR1)). Oscillation waveform (OSC2) System clock () Oscillation stabilization time Wait time Operating mode Standby mode, watch mode, or subactive mode Oscillation stabilization wait time Active (high-speed) mode or active (medium-speed) mode Interrupt accepted Figure 4.12 Oscillation Stabilization Wait Time When standby mode, watch mode, or subactive mode is cleared by an interrupt or reset, and a transition is made to active (high-speed/medium-speed) mode, the oscillation waveform begins to change at the point at which the interrupt is accepted. Therefore, when an oscillator element is connected in standby mode, watch mode, or subactive mode, since the system clock oscillator is halted, the time from the point at which this oscillation waveform starts to change until the amplitude of the oscillation waveform increases and the oscillation frequency stabilizes--that is, the oscillation stabilization time--is required. Rev. 1.00 May 30, 2008 Page 94 of 484 REJ09B0436-0100 Section 4 Clock Pulse Generators The oscillation stabilization time in the case of these state transitions is the same as the oscillation stabilization time at power-on (the time from the point at which the power supply voltage reaches the prescribed level until the oscillation stabilizes), specified by "oscillation stabilization time trc" in the AC characteristics. Meanwhile, once the system clock has halted, a wait time of at least 8 states is necessary in order for the CPU and peripheral functions to operate normally. Thus, the time required from interrupt generation until operation of the CPU and peripheral functions is the sum of the above described oscillation stabilization time and wait time. This total time is called the oscillation stabilization wait time, and is expressed by equation (1) below. Oscillation stabilization wait time = oscillation stabilization time + wait time = trc + (8 to 131,072 states) ................. (1) Therefore, when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with an oscillator element connected to the system clock oscillator, careful evaluation must be carried out on the installation circuit before deciding on the oscillation stabilization wait time. In particular, since the oscillation stabilization time is affected by installation circuit constants, stray capacitance, and so forth, suitable constants should be determined in consultation with the oscillator element manufacturer. 4.5.2 Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscillator Element) When a microcomputer operates, the internal power supply potential fluctuates slightly in synchronization with the system clock. Depending on the individual crystal oscillator element characteristics, the oscillation waveform amplitude may not be sufficiently large immediately after the oscillation stabilization wait time, making the oscillation waveform susceptible to influence by fluctuations in the power supply potential. In this state, the oscillation waveform may be disrupted, leading to an unstable system clock and erroneous operation of the microcomputer. If erroneous operation occurs, change the setting of standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in system control register 1 (SYSCR1)) to give a longer wait time. For example, if erroneous operation occurs with a wait time setting of 16 states, check the operation with a wait time setting of 8,192 states or more. If the same kind of erroneous operation occurs after a reset as after a state transition, hold the RES pin low for a longer period. Rev. 1.00 May 30, 2008 Page 95 of 484 REJ09B0436-0100 Section 4 Clock Pulse Generators Rev. 1.00 May 30, 2008 Page 96 of 484 REJ09B0436-0100 Section 5 Power-Down Modes Section 5 Power-Down Modes 5.1 Overview The LSI has nine modes of operation after a reset. These include eight power-down modes, in which power dissipation is significantly reduced. Table 5.1 gives a summary of the nine operating modes. Table 5.1 Operating Modes Description The CPU and all on-chip peripheral functions are operable on the system clock in high-speed operation The CPU and all on-chip peripheral functions are operable on the system clock in low-speed operation The CPU is operable on the subclock in low-speed operation The CPU halts. On-chip peripheral functions are operable on the system clock The CPU halts. On-chip peripheral functions operate at a frequency of 1/64, 1/32, 1/16, or 1/8 of the system clock frequency The CPU halts. The time-base function of timer A, timer C, timer G, timer F,WDT, SCI3-1, SCI3-2, AEC, and LCD controller/driver are operable on the subclock The CPU halts. The time-base function of timer A, timer F, timer G, AEC, and LCD controller/driver are operable on the subclock The CPU and all on-chip peripheral functions halt Individual on-chip peripheral functions specified by software enter standby mode and halt Operating Mode Active (high-speed) mode Active (medium-speed) mode Subactive mode Sleep (high-speed) mode Sleep (medium-speed) mode Subsleep mode Watch mode Standby mode Module standby mode Of these nine operating modes, all but the active (high-speed) mode are power-down modes. In this section the two active modes (high-speed and medium speed) will be referred to collectively as active mode. Figure 5.1 shows the transitions among these operation modes. Table 5.2 indicates the internal states in each mode. Rev. 1.00 May 30, 2008 Page 97 of 484 REJ09B0436-0100 Section 5 Power-Down Modes Reset state Program execution state Active (high-speed) mode SLEEP instruction(a) (3) Program halt state Sleep (high-speed) mode Program halt state P (d) EE SL uction tr ins (4) Standby mode SL instr EEP uctio (d n) (4) SLEEP instruction(g) SLEEP instruction(f) P (a EE tion SL ruc st inin SL st E ru E ct P io n( SLEEP instruction(b) (3) ) b) ins SLEE tru ctio P n (e) Active (medium-speed) mode Sleep (medium-speed) mode SLEEP instruction(h) (1) i (1) SLEEP instruction(i) P (e EE ion SL ruct t ns ) Watch mode SLEEP instruction(e) (1) Subactive mode i ns SLE tru EP cti on (j) ins SLE tru EP ctio n (i) SLEEP instruction(c) (2) Subsleep mode Power-down modes Mode Transition Conditions (1) LSON MSON SSBY TMA3 DTON (a) (b) (c) (d) (e) (f) (g) (h) (i) (J) 0 0 1 0 0 1 0 0 0 1 1 0 0 1 1 1 Mode Transition Conditions (2) Interrupt Sources (1) (2) Timer A, Timer F, Timer G interrupt, IRQ0 interrupt, WKP7 to WKP0 interrupts Timer A, Timer C, Timer F, Timer G, SCI3-1, SCI3-2 interrupt, IRQ4 to IRQ0 interrupts, WKP7 to WKP0 interrupts, AEC All interrupts IRQ1 or IRQ0 interrupt, WKP7 to WKP0 interrupts * * 1 0 1 * 0 0 0 1 0 * * * 0 1 1 * * 1 1 1 * 0 0 0 0 0 0 1 1 1 1 1 (3) (4) * : Don't care Notes: 1. A transition between different modes cannot be made to occur simply because an interrupt request is generated. Make sure that interrupt handling is performed after the interrupt is accepted. 2. Details on the mode transition conditions are given in the explanations of each mode, in sections 5.2 to 5.9. Figure 5.1 Mode Transition Diagram Rev. 1.00 May 30, 2008 Page 98 of 484 REJ09B0436-0100 Section 5 Power-Down Modes Table 5.2 Internal State in Each Operating Mode Active Mode Sleep Mode HighSpeed Functions Functions Halted Retained MediumSpeed Functions Functions Halted Retained Watch Mode Halted Functions Halted Retained Subactive Mode Halted Functions Functions Subsleep Mode Halted Functions Halted Retained Standby Mode Halted Functions Halted Retained 1 Retained* Function System clock oscillator Subclock oscillator CPU operations Instructions RAM Registers I/O ports External interrupts IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 WKP0 WKP1 WKP2 WKP3 WKP4 WKP5 WKP6 Peripheral functions WKP7 Timer A Asynchronous counter Timer C WDT Timer G, Timer F SCI3-1 SCI3-2 PWM A/D converter LCD HighSpeed Functions Functions Functions MediumSpeed Functions Functions Functions Functions Functions Functions Functions Functions 6 Retained* Functions Functions Functions 6 Retained* Functions Functions Functions Functions Functions Functions Functions Functions Functions Functions Functions Functions 5 Functions* Functions* Functions Functions/ 2 Retained* Functions/ 7 Retained* 5 Functions* Functions Functions/ 2 Retained* Retained Functions/ 2 Retained* Functions/ 3 Retained* Retained Retained Functions/ 4 Retained* 5 Retained Functions* Retained 8 Functions* Retained 8 Functions/ 9 Retained* Reset Functions/ 2 Retained* Functions/ 3 Retained* Retained Retained Functions/ 4 Retained* Reset Retained Retained Functions/ 4 Retained* Retained Retained Retained Notes: 1. 2. 3. 4. 5. 6. 7. 8. 9. Register contents are retained, but output is high-impedance state. Functions if an external clock or the W/4 internal clock is selected; otherwise halted and retained. Functions if W/2 is selected as the internal clock; otherwise halted and retained. Functions if W, W/2 or W/4 is selected as the operating clock; otherwise halted and retained. Functions if the timekeeping time-base function is selected. External interrupt requests are ignored. Interrupt request register contents are not altered. Functions if W/32 is selected as the internal clock; otherwise halted and retained. Incrementing is possible, but interrupt generation is not. Functions if the W/4 internal clock is selected; otherwise halted and retained. Rev. 1.00 May 30, 2008 Page 99 of 484 REJ09B0436-0100 Section 5 Power-Down Modes 5.1.1 System Control Registers The operation mode is selected using the system control registers described in table 5.3. Table 5.3 Name System control register 1 System control register 2 System Control Registers Abbr. SYSCR1 SYSCR2 R/W R/W R/W Initial Value H'07 H'F0 Address H'FFF0 H'FFF1 (1) Bit System Control Register 1 (SYSCR1) 7 SSBY 0 R/W 6 STS2 0 R/W 5 STS1 0 R/W 4 STS0 0 R/W 3 LSON 0 R/W 2 -- 1 -- 1 MA1 1 R/W 0 MA0 1 R/W Initial value Read/Write SYSCR1 is an 8-bit read/write register for control of the power-down modes. Upon reset, SYSCR1 is initialized to H'07. Bit 7: Software standby (SSBY) This bit designates transition to standby mode or watch mode. Bit 7 SSBY 0 Description * * 1 * * When a SLEEP instruction is executed in active mode, a transition is made to sleep mode (initial value) When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode When a SLEEP instruction is executed in active mode, a transition is made to standby mode or watch mode When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode Rev. 1.00 May 30, 2008 Page 100 of 484 REJ09B0436-0100 Section 5 Power-Down Modes Bits 6 to 4: Standby timer select 2 to 0 (STS2 to STS0) These bits designate the time the CPU and peripheral modules wait for stable clock operation after exiting from standby mode or watch mode to active mode due to an interrupt. The designation should be made according to the operating frequency so that the waiting time is at least equal to the oscillation settling time. Bit 6 STS2 0 0 0 0 1 1 1 1 Bit 5 STS1 0 0 1 1 0 0 1 1 Bit 4 STS0 0 1 0 1 0 1 0 1 Description Wait time = 8,192 states Wait time = 16,384 states Wait time = 32,768 states Wait time = 65,536 states Wait time = 131,072 states Wait time = 2 states Wait time = 8 states Wait time = 16 states (External clock mode) (initial value) Note: In the case that external clock is input, set up the "Standby timer select" selection to External clock mode before Mode Transition. Also, do not set up to external clock mode, in the case that it does not use external clock. Bit 3: Low speed on flag (LSON) This bit chooses the system clock () or subclock (SUB) as the CPU operating clock when watch mode is cleared. The resulting operation mode depends on the combination of other control bits and interrupt input. Bit 3 LSON 0 1 Description The CPU operates on the system clock () The CPU operates on the subclock (SUB) (initial value) Bit 2: Reserved bit Bit 2 is reserved: it is always read as 1 and cannot be modified. Rev. 1.00 May 30, 2008 Page 101 of 484 REJ09B0436-0100 Section 5 Power-Down Modes Bits 1 and 0: Active (medium-speed) mode clock select (MA1, MA0) Bits 1 and 0 choose OSC/128, OSC/64, OSC/32, or OSC/16 as the operating clock in active (mediumspeed) mode and sleep (medium-speed) mode. MA1 and MA0 should be written in active (highspeed) mode or subactive mode. Bit 1 MA1 0 0 1 1 Bit 0 MA0 0 1 0 1 Description OSC/16 OSC/32 OSC/64 OSC/128 (initial value) (2) Bit System Control Register 2 (SYSCR2) 7 -- 1 -- 6 -- 1 -- 5 -- 1 -- 4 NESEL 1 R/W 3 DTON 0 R/W 2 MSON 0 R/W 1 SA1 0 R/W 0 SA0 0 R/W Initial value Read/Write SYSCR2 is an 8-bit read/write register for power-down mode control. Bits 7 to 5: Reserved bits These bits are reserved; they are always read as 1, and cannot be modified. Bit 4: Noise elimination sampling frequency select (NESEL) This bit selects the frequency at which the watch clock signal (W) generated by the subclock pulse generator is sampled, in relation to the oscillator clock (OSC) generated by the system clock pulse generator. When OSC = 2 to 16 MHz, clear NESEL to 0. Bit 4 NESEL 0 1 Description Sampling rate is OSC/16 Sampling rate is OSC/4 (initial value) Rev. 1.00 May 30, 2008 Page 102 of 484 REJ09B0436-0100 Section 5 Power-Down Modes Bit 3: Direct transfer on flag (DTON) This bit designates whether or not to make direct transitions among active (high-speed), active (medium-speed) and subactive mode when a SLEEP instruction is executed. The mode to which the transition is made after the SLEEP instruction is executed depends on a combination of this and other control bits. Bit 3 DTON 0 Description * * 1 * When a SLEEP instruction is executed in active mode, (initial value) a transition is made to standby mode, watch mode, or sleep mode When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode or subsleep mode When a SLEEP instruction is executed in active (high-speed) mode, a direct transition is made to active (medium-speed) mode if SSBY = 0, MSON = 1, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1 When a SLEEP instruction is executed in active (medium-speed) mode, a direct transition is made to active (high-speed) mode if SSBY = 0, MSON = 0, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1 When a SLEEP instruction is executed in subactive mode, a direct transition is made to active (high-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, and MSON = 0, or to active (medium-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, and MSON = 1 * * Bit 2: Medium speed on flag (MSON) After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode. Bit 2 MSON 0 1 Description Operation in active (high-speed) mode Operation in active (medium-speed) mode (initial value) Rev. 1.00 May 30, 2008 Page 103 of 484 REJ09B0436-0100 Section 5 Power-Down Modes Bits 1 and 0: Subactive mode clock select (SA1 and SA0) These bits select the CPU clock rate (W/2, W/4, or W/8) in subactive mode. SA1 and SA0 cannot be modified in subactive mode. Bit 1 SA1 0 0 1 Bit 0 SA0 0 1 * Description W/8 W/4 w/2 * : Don't care (initial value) 5.2 5.2.1 (1) Sleep Mode Transition to Sleep Mode Transition to Sleep (High-Speed) Mode The system goes from active mode to sleep (high-speed) mode when a SLEEP instruction is executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON and DTON bits in SYSCR2 are cleared to 0. In sleep mode CPU operation is halted but the on-chip peripheral functions. CPU register contents are retained. (2) Transition to Sleep (Medium-Speed) Mode The system goes from active mode to sleep (medium-speed) mode when a SLEEP instruction is executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the DTON bit in SYSCR2 is cleared to 0. In sleep (medium-speed) mode, as in sleep (high-speed) mode, CPU operation is halted but the on-chip peripheral functions are operational. The clock frequency in sleep (medium-speed) mode is determined by the MA1 and MA0 bits in SYSCR1. CPU register contents are retained. Furthermore, it sometimes acts with half state early timing at the time of transition to sleep (medium-speed) mode. Rev. 1.00 May 30, 2008 Page 104 of 484 REJ09B0436-0100 Section 5 Power-Down Modes 5.2.2 Clearing Sleep Mode Sleep mode is cleared by any interrupt (timer A, timer C, timer F, timer G, asynchronous counter, IRQ4 to IRQ0, WKP7 to WKP0, SCI3-1, SCI3-2, A/D converter, or), or by input at the RES pin. * Clearing by interrupt When an interrupt is requested, sleep mode is cleared and interrupt exception handling starts. A transition is made from sleep (high-speed) mode to active (high-speed) mode, or from sleep (medium-speed) mode to active (medium-speed) mode. Sleep mode is not cleared if the I bit of the condition code register (CCR) is set to 1 or the particular interrupt is disabled in the interrupt enable register. Interrupt signal and system clock are mutually asynchronous. Synchronization error time in a maximum is 2/ (s). * Clearing by RES input When the RES pin goes low, the CPU goes into the reset state and sleep mode is cleared. 5.2.3 Clock Frequency in Sleep (Medium-Speed) Mode Operation in sleep (medium-speed) mode is clocked at the frequency designated by the MA1 and MA0 bits in SYSCR1. 5.3 5.3.1 Standby Mode Transition to Standby Mode The system goes from active mode to standby mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and bit TMA3 in TMA is cleared to 0. In standby mode the clock pulse generator stops, so the CPU and on-chip peripheral modules stop functioning, but as long as the rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be further retained down to a minimum RAM data retention voltage. The I/O ports go to the high-impedance state. Rev. 1.00 May 30, 2008 Page 105 of 484 REJ09B0436-0100 Section 5 Power-Down Modes 5.3.2 Clearing Standby Mode Standby mode is cleared by an interrupt (IRQ1 or IRQ0), WKP7 to WKP0 or by input at the RES pin. * Clearing by interrupt When an interrupt is requested, the system clock pulse generator starts. After the time set in bits STS2 to STS0 in SYSCR1 has elapsed, a stable system clock signal is supplied to the entire chip, standby mode is cleared, and interrupt exception handling starts. Operation resumes in active (high-speed) mode if MSON = 0 in SYSCR2, or active (medium-speed) mode if MSON = 1. Standby mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register. * Clearing by RES input When the RES pin goes low, the system clock pulse generator starts. After the pulse generator output has stabilized, if the RES pin is driven high, the CPU starts reset exception handling. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the RES pin should be kept at the low level until the pulse generator output stabilizes. Rev. 1.00 May 30, 2008 Page 106 of 484 REJ09B0436-0100 Section 5 Power-Down Modes 5.3.3 Oscillator Settling Time after Standby Mode is Cleared Bits STS2 to STS0 in SYSCR1 should be set as follows. * When a crystal oscillator is used The table below gives settings for various operating frequencies. Set bits STS2 to STS0 for a waiting time at least as long as the oscillation settling time. Table 5.4 STS2 0 0 0 0 1 1 1 1 Clock Frequency and Settling Time (Times are in ms) STS1 0 0 1 1 0 0 1 1 STS0 0 1 0 1 0 1 0 1 Waiting Time 8,192 states 16,384 states 32,768 states 65,536 states 131,072 states 2 states (Use prohibited) 8 states 16 states 2 MHz 4.1 8.2 16.4 32.8 65.5 0.001 0.004 0.008 1 MHz 8.2 16.4 32.8 65.5 131.1 0.002 0.008 0.016 * When an external clock is used STS2 = 1, STS1 = 0, and STS0 = 1 should be set. Other values possible use, but CPU sometimes will start operation before waiting time completion. 5.3.4 Standby Mode Transition and Pin States When a SLEEP instruction is executed in active (high-speed) mode or active (medium-speed) mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, and bit TMA3 is cleared to 0 in TMA, a transition is made to standby mode. At the same time, pins go to the highimpedance state (except pins for which the pull-up MOS is designated as on). Figure 5.2 shows the timing in this case. Rev. 1.00 May 30, 2008 Page 107 of 484 REJ09B0436-0100 Section 5 Power-Down Modes Internal data bus SLEEP instruction fetch Fetch of next instruction Internal processing High-impedance Standby mode SLEEP instruction execution Pins Port output Active (high-speed) mode or active (medium-speed) mode Figure 5.2 Standby Mode Transition and Pin States 5.3.5 Notes on External Input Signal Changes before/after Standby Mode 1. When external input signal changes before/after standby mode or watch mode When an external input signal such as IRQ or WKP is input, both the high- and low-level widths of the signal must be at least two cycles of system clock or subclock SUB (referred to together in this section as the internal clock). As the internal clock stops in standby mode and watch mode, the width of external input signals requires careful attention when a transition is made via these operating modes. Ensure that external input signals conform to the conditions stated in 3, Recommended timing of external input signals, below. 2. When external input signals cannot be captured because internal clock stops The case of falling edge capture is illustrated in figure 5.3 As shown in the case marked "Capture not possible," when an external input signal falls immediately after a transition to active (high-speed or medium-speed) mode or subactive mode, after oscillation is started by an interrupt via a different signal, the external input signal cannot be captured if the high-level width at that point is less than 2 tcyc or 2 tsubcyc. 3. Recommended timing of external input signals To ensure dependable capture of an external input signal, high- and low-level signal widths of at least 2 tcyc or 2 tsubcyc are necessary before a transition is made to standby mode or watch mode, as shown in "Capture possible: case 1." External input signal capture is also possible with the timing shown in "Capture possible: case 2" and "Capture possible: case 3," in which a 2 tcyc or 2 tsubcyc level width is secured. Rev. 1.00 May 30, 2008 Page 108 of 484 REJ09B0436-0100 Section 5 Power-Down Modes Operating mode Active (high-speed, medium-speed) mode or subactive mode tcyc tsubcyc tcyc tsubcyc Wait for Active (high-speed, Standby mode oscillation medium-speed) mode or watch mode to settle or subactive mode tcyc tsubcyc tcyc tsubcyc or SUB External input signal Capture possible: case 1 Capture possible: case 2 Capture possible: case 3 Capture not possible Interrupt by different signall Figure 5.3 External Input Signal Capture when Signal Changes before/after Standby Mode or Watch Mode 4. Input pins to which these notes apply: IRQ4 to IRQ0, WKP7 to WKP0, ADTRG, TMIC, TMIF, TMIG Rev. 1.00 May 30, 2008 Page 109 of 484 REJ09B0436-0100 Section 5 Power-Down Modes 5.4 5.4.1 Watch Mode Transition to Watch Mode The system goes from active or subactive mode to watch mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and bit TMA3 in TMA is set to 1. In watch mode, operation of on-chip peripheral modules is halted except for timer A, timer F, timer G, AEC and the LCD controller/driver (for which operation or halting can be set) is halted. As long as a minimum required voltage is applied, the contents of CPU registers, the on-chip RAM and some registers of the on-chip peripheral modules, are retained. I/O ports keep the same states as before the transition. 5.4.2 Clearing Watch Mode Watch mode is cleared by an interrupt (timer A, timer F, timer G, IRQ0, or WKP7 to WKP0) or by input at the RES pin. * Clearing by interrupt When watch mode is cleared by interrupt, the mode to which a transition is made depends on the settings of LSON in SYSCR1 and MSON in SYSCR2. If both LSON and MSON are cleared to 0, transition is to active (high-speed) mode; if LSON = 0 and MSON = 1, transition is to active (medium-speed) mode; if LSON = 1, transition is to subactive mode. When the transition is to active mode, after the time set in SYSCR1 bits STS2 to STS0 has elapsed, a stable clock signal is supplied to the entire chip, watch mode is cleared, and interrupt exception handling starts. Watch mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register. * Clearing by RES input Clearing by RES pin is the same as for standby mode; see Clearing by RES pin in section 5.3.2, Clearing Standby Mode. 5.4.3 Oscillator Settling Time after Watch Mode is Cleared The waiting time is the same as for standby mode; see section 5.3.3, Oscillator Settling Time after Standby Mode is Cleared. Rev. 1.00 May 30, 2008 Page 110 of 484 REJ09B0436-0100 Section 5 Power-Down Modes 5.4.4 Notes on External Input Signal Changes before/after Watch Mode See section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode. 5.5 5.5.1 Subsleep Mode Transition to Subsleep Mode The system goes from subactive mode to subsleep mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is cleared to 0, LSON bit in SYSCR1 is set to 1, and TMA3 bit in TMA is set to 1. In subsleep mode, operation of on-chip peripheral modules other than the A/D converter WDT and PWM is halted. As long as a minimum required voltage is applied, the contents of CPU registers, the on-chip RAM and some registers of the on-chip peripheral modules are retained. I/O ports keep the same states as before the transition. 5.5.2 Clearing Subsleep Mode Subsleep mode is cleared by an interrupt (timer A, timer C, timer F, timer G, asynchronous counter, SCI3-2, SCI3-1, IRQ4 to IRQ0, WKP7 to WKP0) or by a low input at the RES pin. * Clearing by interrupt When an interrupt is requested, subsleep mode is cleared and interrupt exception handling starts. Subsleep mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register. Interrupt signal and system clock are mutually asynchronous. Synchronization error time in a maximum is 2/SUB (s). * Clearing by RES input Clearing by RES pin is the same as for standby mode; see Clearing by RES pin in section 5.3.2, Clearing Standby Mode. Rev. 1.00 May 30, 2008 Page 111 of 484 REJ09B0436-0100 Section 5 Power-Down Modes 5.6 5.6.1 Subactive Mode Transition to Subactive Mode Subactive mode is entered from watch mode if a timer A, timer F, timer G, IRQ0, or WKP7 to WKP0 interrupt is requested while the LSON bit in SYSCR1 is set to 1. From subsleep mode, subactive mode is entered if a timer A, timer C, timer F, timer G, asynchronous counter, SCI3-1, SCI3-2, IRQ4 to IRQ0, or WKP7 to WKP0 interrupt is requested. A transition to subactive mode does not take place if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register. 5.6.2 Clearing Subactive Mode Subactive mode is cleared by a SLEEP instruction or by a low input at the RES pin. * Clearing by SLEEP instruction If a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and TMA3 bit in TMA is set to 1, subactive mode is cleared and watch mode is entered. If a SLEEP instruction is executed while SSBY = 0 and LSON = 1 in SYSCR1 and TMA3 = 1 in TMA, subsleep mode is entered. Direct transfer to active mode is also possible; see section 5.8, Direct Transfer, below. * Clearing by RES pin Clearing by RES pin is the same as for standby mode; see Clearing by RES pin in section 5.3.2, Clearing Standby Mode. 5.6.3 Operating Frequency in Subactive Mode The operating frequency in subactive mode is set in bits SA1 and SA0 in SYSCR2. The choices are W/2, W/4, and W/8. Rev. 1.00 May 30, 2008 Page 112 of 484 REJ09B0436-0100 Section 5 Power-Down Modes 5.7 5.7.1 Active (Medium-Speed) Mode Transition to Active (Medium-Speed) Mode If the RES pin is driven low, active (medium-speed) mode is entered. If the LSON bit in SYSCR2 is set to 1 while the LSON bit in SYSCR1 is cleared to 0, a transition to active (medium-speed) mode results from IRQ0, IRQ1, or WKP7 to WKP0 interrupts in standby mode, timer A, timer F, timer G, IRQ0, or WKP7 to WKP0 interrupts in watch mode, or any interrupt in sleep mode. A transition to active (medium-speed) mode does not take place if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register. Furthermore, it sometimes acts with half state early timing at the time of transition to active (medium-speed) mode. 5.7.2 Clearing Active (Medium-Speed) Mode Active (medium-speed) mode is cleared by a SLEEP instruction. * Clearing by SLEEP instruction A transition to standby mode takes place if the SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and the TMA3 bit in TMA is cleared to 0. The system goes to watch mode if the SSBY bit in SYSCR1 is set to 1 and bit TMA3 in TMA is set to 1 when a SLEEP instruction is executed. When both SSBY and LSON are cleared to 0 in SYSCR1 and a SLEEP instruction is executed, sleep mode is entered. Direct transfer to active (high-speed) mode or to subactive mode is also possible. See section 5.8, Direct Transfer, below for details. * Clearing by RES pin When the RES pin is driven low, a transition is made to the reset state and active (mediumspeed) mode is cleared. 5.7.3 Operating Frequency in Active (Medium-Speed) Mode Operation in active (medium-speed) mode is clocked at the frequency designated by the MA1 and MA0 bits in SYSCR1. Rev. 1.00 May 30, 2008 Page 113 of 484 REJ09B0436-0100 Section 5 Power-Down Modes 5.8 5.8.1 Direct Transfer Overview of Direct Transfer The CPU can execute programs in three modes: active (high-speed) mode, active (medium-speed) mode, and subactive mode. A direct transfer is a transition among these three modes without the stopping of program execution. A direct transfer can be made by executing a SLEEP instruction while the DTON bit in SYSCR2 is set to 1. After the mode transition, direct transfer interrupt exception handling starts. If the direct transfer interrupt is disabled in interrupt enable register 2, a transition is made instead to sleep mode or watch mode. Note that if a direct transition is attempted while the I bit in CCR is set to 1, sleep mode or watch mode will be entered, and it will be impossible to clear the resulting mode by means of an interrupt. * Direct transfer from active (high-speed) mode to active (medium-speed) mode When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (medium-speed) mode via sleep mode. * Direct transfer from active (medium-speed) mode to active (high-speed) mode When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is cleared to 0, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (high-speed) mode via sleep mode. * Direct transfer from active (high-speed) mode to subactive mode When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made to subactive mode via watch mode. * Direct transfer from subactive mode to active (high-speed) mode When a SLEEP instruction is executed in subactive mode while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is cleared to 0, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made directly to active (high-speed) mode via watch mode after the waiting time set in SYSCR1 bits STS2 to STS0 has elapsed. Rev. 1.00 May 30, 2008 Page 114 of 484 REJ09B0436-0100 Section 5 Power-Down Modes * Direct transfer from active (medium-speed) mode to subactive mode When a SLEEP instruction is executed in active (medium-speed) while the SSBY and LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made to subactive mode via watch mode. * Direct transfer from subactive mode to active (medium-speed) mode When a SLEEP instruction is executed in subactive mode while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made directly to active (medium-speed) mode via watch mode after the waiting time set in SYSCR1 bits STS2 to STS0 has elapsed. 5.8.2 (1) Direct Transition Times Time for Direct Transition from Active (High-Speed) Mode to Active (Medium-Speed) Mode A direct transition from active (high-speed) mode to active (medium-speed) mode is performed by executing a SLEEP instruction in active (high-speed) mode while bits SSBY and LSON are both cleared to 0 in SYSCR1, and bits MSON and DTON are both set to 1 in SYSCR2. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (1) below. Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal processing states) } x (tcyc before transition) + (number of interrupt exception handling execution states) x (tcyc after transition) .................................. (1) Example: Direct transition time = (2 + 1) x 2tosc + 14 x 16tosc = 230tosc (when /8 is selected as the CPU operating clock) Notation: tosc: OSC clock cycle time tcyc: System clock () cycle time (2) Time for Direct Transition from Active (Medium-Speed) Mode to Active (High-Speed) Mode A direct transition from active (medium-speed) mode to active (high-speed) mode is performed by executing a SLEEP instruction in active (medium-speed) mode while bits SSBY and LSON are both cleared to 0 in SYSCR1, and bit MSON is cleared to 0 and bit DTON is set to 1 in SYSCR2. Rev. 1.00 May 30, 2008 Page 115 of 484 REJ09B0436-0100 Section 5 Power-Down Modes The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (2) below. Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal processing states) } x (tcyc before transition) + (number of interrupt exception handling execution states) x (tcyc after transition) .................................. (2) Example: Direct transition time = (2 + 1) x 16tosc + 14 x 2tosc = 76tosc (when /8 is selected as the CPU operating clock) Notation: tosc: OSC clock cycle time tcyc: System clock () cycle time (3) Time for Direct Transition from Subactive Mode to Active (High-Speed) Mode A direct transition from subactive mode to active (high-speed) mode is performed by executing a SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, bit MSON is cleared to 0 and bit DTON is set to 1 in SYSCR2, and bit TMA3 is set to 1 in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (3) below. Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal processing states) } x (tsubcyc before transition) + { (wait time set in STS2 to STS0) + (number of interrupt exception handling execution states) } x (tcyc after transition) ........................ (3) Example: Direct transition time = (2 + 1) x 8tw + (8192 + 14) x 2tosc = 24tw + 16412tosc (when w/8 is selected as the CPU operating clock, and wait time = 8192 states) Notation: tosc: OSC clock cycle time tw: Watch clock cycle time tcyc: System clock () cycle time tsubcyc: Subclock (SUB) cycle time Rev. 1.00 May 30, 2008 Page 116 of 484 REJ09B0436-0100 Section 5 Power-Down Modes (4) Time for Direct Transition from Subactive Mode to Active (Medium-Speed) Mode A direct transition from subactive mode to active (medium-speed) mode is performed by executing a SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, bits MSON and DTON are both set to 1 in SYSCR2, and bit TMA3 is set to 1 in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (4) below. Direct transition time = { (Number of SLEEP instruction execution states) + (number of internal processing states) } x (tsubcyc before transition) + { (wait time set in STS2 to STS0) + (number of interrupt exception handling execution states) } x (tcyc after transition) ........................ (4) Example: Direct transition time = (2 + 1) x 8tw + (8192 + 14) x 16tosc = 24tw + 131296tosc (when w/8 or 8 is selected as the CPU operating clock, and wait time = 8192 states) Notation: tosc: OSC clock cycle time tw: Watch clock cycle time tcyc: System clock () cycle time tsubcyc: Subclock (SUB) cycle time 5.8.3 Notes on External Input Signal Changes before/after Direct Transition 1. Direct transition from active (high-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode. 2. Direct transition from active (medium-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode. 3. Direct transition from subactive mode to active (high-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode. 4. Direct transition from subactive mode to active (medium-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes on External Input Signal Changes before/after Standby Mode. Rev. 1.00 May 30, 2008 Page 117 of 484 REJ09B0436-0100 Section 5 Power-Down Modes 5.9 5.9.1 Module Standby Mode Setting Module Standby Mode Module standby mode is set for individual peripheral functions. All the on-chip peripheral modules can be placed in module standby mode. When a module enters module standby mode, the system clock supply to the module is stopped and operation of the module halts. This state is identical to standby mode. Module standby mode is set for a particular module by setting the corresponding bit to 0 in clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.) 5.9.2 Clearing Module Standby Mode Module standby mode is cleared for a particular module by setting the corresponding bit to 1 in clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.) Following a reset, clock stop register 1 (CKSTPR1) and clock stop register 2 (CKSTPR2) are both initialized to H'FF. Rev. 1.00 May 30, 2008 Page 118 of 484 REJ09B0436-0100 Section 5 Power-Down Modes Table 5.5 Setting and Clearing Module Standby Mode by Clock Stop Register Bit Name TACKSTP 1 0 TCCKSTP 1 0 TFCKSTP 1 0 TGCKSTP 1 0 ADCKSTP 1 0 S32CKSTP 1 0 S31CKSTP 1 0 Operation Timer A module standby mode is cleared Timer A is set to module standby mode Timer C module standby mode is cleared Timer C is set to module standby mode Timer F module standby mode is cleared Timer F is set to module standby mode Timer G module standby mode is cleared Timer G is set to module standby mode A/D converter module standby mode is cleared A/D converter is set to module standby mode SCI3-2 module standby mode is cleared SCI3-2 is set to module standby mode SCI3-1 module standby mode is cleared SCI3-1 is set to module standby mode LCD module standby mode is cleared LCD is set to module standby mode PWM module standby mode is cleared PWM is set to module standby mode Watchdog timer module standby mode is cleared Watchdog timer is set to module standby mode Asynchronous event counter module standby mode is cleared Asynchronous event counter is set to module standby mode Register Name CKSTPR1 CKSTPR2 LDCKSTP 1 0 PWCKSTP 1 0 WDCKSTP 1 0 AECKSTP 1 0 Note: For details of module operation, see the sections on the individual modules. Rev. 1.00 May 30, 2008 Page 119 of 484 REJ09B0436-0100 Section 5 Power-Down Modes 5.9.3 Usage Note If, due to the timing with which a peripheral module issues interrupt requests, the module in question is set to module standby mode before an interrupt is processed, the module will stop with the interrupt request still pending. In this situation, interrupt processing will be repeated indefinitely unless interrupts are prohibited. It is therefore necessary to ensure that no interrupts are generated when a module is set to module standby mode. The surest way to do this is to specify the module standby mode setting only when interrupts are prohibited (interrupts prohibited using the interrupt enable register or interrupts masked using bit CCR-I). Rev. 1.00 May 30, 2008 Page 120 of 484 REJ09B0436-0100 Section 6 ROM Section 6 ROM 6.1 Overview The H8/38532 has 16 Kbytes of on-chip mask ROM, the H8/38533 has 24 Kbytes, the H8/38534 has 32 Kbytes, the H8/38535 has 40 Kbytes, the H8/38536 has 48 Kbytes, and the H8/38537 has 60 Kbytes. The ROM is connected to the CPU by a 16-bit data bus, allowing high-speed two-state access for both byte data and word data. The flash memory version of the H8/38537 is equipped with 60 Kbytes of flash memory. The flash memory version of the H8/38534 is equipped with 32 Kbytes of flash memory. 6.2 6.2.1 Flash Memory Overview Features The features of the 60 Kbytes or 32 Kbytes of flash memory built into the flash memory versions are summarized below. * Programming/erase methods The 60-Kbyte flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. The flash memory is configured as follows: 1 Kbyte x 4 blocks, 28 Kbytes x 1 block, 16 Kbytes x 1 block, 8 Kbytes x 1 block, 4 Kbytes x 1 block. The 32-Kbyte flash memory is configured as follows: 1 Kbyte x 4 blocks, 28 Kbytes x 1 block. To erase the entire flash memory, each block must be erased in turn. * Reprogramming capability The flash memory can be reprogrammed up to 1,000 times. * On-board programming On-board programming/erasing can be done in boot mode, in which the boot program built into the chip is started to erase or program of the entire flash memory. In normal user program mode, individual blocks can be erased or programmed. * Programmer mode Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode. * Automatic bit rate adjustment For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host. Rev. 1.00 May 30, 2008 Page 121 of 484 REJ09B0436-0100 Section 6 ROM * Programming/erasing protection Sets software protection against flash memory programming/erasing. * Power-down mode The power supply circuit is partly halted in the subactive mode and can be read in the power-down mode. 6.2.2 Block Diagram Internal address bus Internal data bus (16 bits) FLMCR1 Module bus FLMCR2 EBR FLPWCR FENR Bus interface/controller Operating mode TES pin P32 pin P86 pin Flash memory Legend: FLMCR1: FLMCR2: EBR: FLPWCR: FENR: Flash memory control register 1 Flash memory control register 2 Erase block register Flash memory power control register Flash memory enable register Figure 6.1 Block Diagram of Flash Memory Rev. 1.00 May 30, 2008 Page 122 of 484 REJ09B0436-0100 Section 6 ROM 6.2.3 Block Configuration Figure 6.2 shows the block configuration of flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. The flash memory is divided into 1 Kbyte x 4 blocks, 28 Kbytes x 1 block, 16 Kbytes x 1 block, 8 Kbytes x 1 block, and 4 Kbytes x 1 block. Erasing is performed in these units. Programming is performed in 128-byte units starting from an address with lower eight bits H'00 or H'80. Rev. 1.00 May 30, 2008 Page 123 of 484 REJ09B0436-0100 Section 6 ROM H'0000 H'0080 Erase unit 1 Kbyte H'0380 H'0400 H'0480 Erase unit 1 Kbyte H'0780 H'0800 H'0880 Erase unit 1 Kbyte H'0B80 H'0C00 H'0C80 Erase unit 1 Kbyte H'0F80 H'1000 H'1080 Erase unit 28 Kbytes H'7F80 H'8000 H'8080 Erase unit 16 Kbytes H'BF80 H'C000 H'C080 Erase unit 8 Kbytes H'DF80 H'E000 H'E080 Erase unit 4 Kbytes H'EF80 H'0001 H'0081 H'0002 H'0082 Programming unit: 128 bytes H'007F H'00FF H'0381 H'0401 H'0481 H'0382 H'0402 H'0482 Programming unit: 128 bytes H'03FF H'047F H'04FF H'0781 H'0801 H'0881 H'0782 H'0802 H'0882 Programming unit: 128 bytes H'07FF H'087F H'080F H'0B81 H'0C01 H'0C81 H'0B82 H'0C02 H'0C82 Programming unit: 128 bytes H'0BFF H'0C7F H'0CFF H'0F81 H'1001 H'1081 H'0F82 H'1002 H'1082 Programming unit: 128 bytes H'0FFF H'107F H'10FF H'7F81 H'8001 H'8081 H'7F82 H'8002 H'8082 Programming unit: 128 bytes H'7FFF H'807F H'8CFF H'BF81 H'C001 H'C081 H'BF82 H'C002 H'C082 Programming unit: 128 bytes H'BFFF H'C07F H'CCFF H'DF81 H'E001 H'E081 H'DF82 H'E002 H'E082 Programming unit: 128 bytes H'DFFF H'E07F H'ECFF H'EF81 H'EF82 H'EFFF Figure 6.2 Flash Memory Block Configuration Rev. 1.00 May 30, 2008 Page 124 of 484 REJ09B0436-0100 Section 6 ROM 6.2.4 Register Configuration Table 6.1 lists the register configuration to control the flash memory when the built in flash memory is effective. Table 6.1 Register Configuration Abbreviation FLMCR1 FLMCR2 FLPWCR EBR FENR R/W R/W R R/W R/W R/W Initial Value H'00 H'00 H'00 H'00 H'00 Address H'F020 H'F021 H'F022 H'F023 H'F02B Register Name Flash memory control register 1 Flash memory control register 2 Flash memory power control register Erase block register Flash memory enable register Note: FLMCR1, FLMCR2, FLPWCR, EBR, and FENR are 8 bit registers. Only byte access is enabled which are two-state access. These registers are dedicated to the product in which flash memory is included. The product in which mask ROM is included does not have these registers. When the corresponding address is read in these products, the value is undefined. A write is disabled. Rev. 1.00 May 30, 2008 Page 125 of 484 REJ09B0436-0100 Section 6 ROM 6.3 6.3.1 Bit Descriptions of Registers of the Flash Memory Flash Memory Control Register 1 (FLMCR1) 7 -- 0 -- 6 SWE 0 R/W 5 ESU 0 R/W 4 PSU 0 R/W 3 EV 0 R/W 2 PV 0 R/W 1 E 0 R/W 0 P 0 R/W Initial value Read/Write FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 6.5, Flash Memory Programming/Erasing. By setting this register, the flash memory enters program mode, erase mode, program-verify mode, or erase-verify mode. Read the data in the state that bits 6 to 0 of this register are cleared when using flash memory as normal built-in ROM. Bit 7--Reserved This bit is always read as 0 and cannot be modified. Bit 6--Software Write Enable (SWE) This bit is to set enabling/disabling of programming/enabling of flash memory (set when bits 5 to 0 and the EBR register are to be set). Bit 6 SWE 0 1 Description Programming/erasing is disabled. Other FLMCR1 register bits and all EBR bits cannot be set. (initial value) Flash memory programming/erasing is enabled. Rev. 1.00 May 30, 2008 Page 126 of 484 REJ09B0436-0100 Section 6 ROM Bit 5--Erase Setup (ESU) This bit is to prepare for changing to erase mode. Set this bit to 1 before setting the E bit to 1 in FLMCR1 (do not set SWE, PSU, EV, PV, E, and P bits at the same time). Bit 5 ESU 0 1 Description The erase setup state is cancelled (initial value) The flash memory changes to the erase setup state. Set this bit to 1 before setting the E bit to 1 in FLMCR1. Bit 4--Program Setup (PSU) This bit is to prepare for changing to program mode. Set this bit to 1 before setting the P bit to 1 in FLMCR1 (do not set SWE, ESU, EV, PV, E, and P bits at the same time). Bit 4 PSU 0 1 Description The program setup state is cancelled (initial value) The flash memory changes to the program setup state. Set this bit to 1 before setting the P bit to 1 in FLMCR1. Bit 3--Erase-Verify (EV) This bit is to set changing to or cancelling erase-verify mode (do not set SWE, ESU, PSU, PV, E, and P bits at the same time). Bit 3 EV 0 1 Description Erase-verify mode is cancelled The flash memory changes to erase-verify mode (initial value) Rev. 1.00 May 30, 2008 Page 127 of 484 REJ09B0436-0100 Section 6 ROM Bit 2--Program-Verify (PV) This bit is to set changing to or cancelling program-verify mode (do not set SWE, ESU, PSU, EV, E, and P bits at the same time). Bit 2 PV 0 1 Description Program-verify mode is cancelled The flash memory changes to program-verify mode (initial value) Bit 1--Erase (E) This bit is to set changing to or cancelling erase mode (do not set SWE, ESU, PSU, EV, PV, and P bits at the same time). Bit 1 E 0 1 Description Erase mode is cancelled (initial value) When this bit is set to 1, while the SWE = 1 and ESU = 1, the flash memory changes to erase mode. Bit 0--Program (P) This bit is to set changing to or cancelling program mode (do not set SWE, ESU, PSU, EV, PV, and E bits at the same time). Bit 0 P 0 1 Description Program mode is cancelled (initial value) When this bit is set to 1, while the SWE = 1 and PSU = 1, the flash memory changes to program mode. Rev. 1.00 May 30, 2008 Page 128 of 484 REJ09B0436-0100 Section 6 ROM 6.3.2 Bit Flash Memory Control Register 2 (FLMCR2) 7 FLER 0 R/W 6 -- 0 -- 5 -- 0 -- 4 -- 0 -- 3 -- 0 -- 2 -- 0 -- 1 -- 0 -- 0 -- 0 -- Initial value Read/Write FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to. Bit 7--Flash Memory Error (FLER) This bit is set when the flash memory detects an error and goes to the error-protection state during programming or erasing to the flash memory. See section 6.6.3, Error Protection, for details. Bit 7 FLER 0 1 Description The flash memory operates normally. (initial value) Indicates that an error has occurred during an operation on flash memory (programming or erasing). Rev. 1.00 May 30, 2008 Page 129 of 484 REJ09B0436-0100 Section 6 ROM Bits 6 to 0--Reserved These bits are always read as 0 and cannot be modified. 6.3.3 Bit Initial value Read/Write Erase Block Register (EBR) 7 EB7 0 R/W 6 EB6 0 R/W 5 EB5 0 R/W 4 EB4 0 R/W 3 EB3 0 R/W 2 EB2 0 R/W 1 EB1 0 R/W 0 EB0 0 R/W EBR specifies the flash memory erase area block. EBR is initialized to H'00 when the SWE bit in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in EBR to be automatically cleared to 0. When each bit is set to 1 in EBR, the corresponding block can be erased. Other blocks change to the erase-protection state. See table 6.2 for the method of dividing blocks of the flash memory. When the whole bits are to be erased, erase them in turn in unit of a block. Table 6.2 EBR 0 1 2 3 4 5 6 7 Division of Blocks to Be Erased Bit Name EB0 EB1 EB2 EB3 EB4 EB5 EB6 EB7 Block (Size) EB0 (1 Kbyte) EB1 (1 Kbyte) EB2 (1 Kbyte) EB3 (1 Kbyte) EB4 (28 Kbytes) EB5 (16 Kbytes) EB6 (8 Kbytes) EB7 (4 Kbytes) Address H'0000 to H'03FF H'0400 to H'07FF H'0800 to H'0BFF H'0C00 to H'0FFF H'1000 to H'7FFF H'8000 to H'BFFF H'C000 to H'DFFF H'E000 to H'EFFF Rev. 1.00 May 30, 2008 Page 130 of 484 REJ09B0436-0100 Section 6 ROM 6.3.4 Bit Flash Memory Power Control Register (FLPWCR) 7 PDWND 0 R/W 6 -- 0 -- 5 -- 0 -- 4 -- 0 -- 3 -- 0 -- 2 -- 0 -- 1 -- 0 -- 0 -- 0 -- Initial value Read/Write FLPWCR enables or disables a transition to the flash memory power-down mode when the LSI switches to subactive mode. The power supply circuit can be read in the subactive mode, although it is partly halted in the power-down mode. Bit 7--Power-down Disable (PDWND) This bit selects the power-down mode of the flash memory when a transition to the subactive mode is made. Bit 7 PDWND 0 1 Description When this bit is 0 and a transition is made to the subactive mode, the flash memory enters the power-down mode. (initial value) When this bit is 1, the flash memory remains in the normal mode even after a transition is made to the subactive mode. Bits 6 to 0--Reserved These bits are always read as 0 and cannot be modified. Rev. 1.00 May 30, 2008 Page 131 of 484 REJ09B0436-0100 Section 6 ROM 6.3.5 Bit Flash Memory Enable Register (FENR) 7 FLSHE 0 R/W 6 -- 0 -- 5 -- 0 -- 4 -- 0 -- 3 -- 0 -- 2 -- 0 -- 1 -- 0 -- 0 -- 0 -- Initial value Read/Write FENR controls CPU access to the flash memory control registers, FLMCR1, FLMCR2, EBR, and FLPWCR. Bit 7--Flash Memory Control Register Enable (FLSHE) This bit controls access to the flash memory control registers. Bit 7 FLSHE 0 1 Description Flash memory control registers cannot be accessed Flash memory control registers can be accessed (initial value) Bits 6 to 0--Reserved These bits are always read as 0 and cannot be modified. Rev. 1.00 May 30, 2008 Page 132 of 484 REJ09B0436-0100 Section 6 ROM 6.4 On-Board Programming Modes There are two modes for programming/erasing of the flash memory; boot mode, which enables onboard programming/erasing, and programmer mode, in which programming/erasing is performed with a PROM programmer. On-board programming/erasing can also be performed in user program mode. At reset-start in reset mode, this LSI changes to a mode depending on the TEST pin settings, P32 pin settings, and input level of each port, as shown in table 6.3. The input level of each pin must be defined four states before the reset ends. When changing to boot mode, the boot program built into this LSI is initiated. The boot program transfers the programming control program from the externally-connected host to on-chip RAM via SCI32. After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a forcible return when programming/erasing can no longer be done in user program mode. In user program mode, individual blocks can be erased and programmed by branching to the user program/erase control program prepared by the user. Table 6.3 TEST 0 0 1 Setting Programming Modes P32 1 0 X P86 X 1 X PB0 X X 0 PB1 X X 0 PB2 X X 0 LSI State after Reset End User Mode Boot Mode Programmer Mode X: Don't care 6.4.1 Boot Mode Table 6.4 shows the boot mode operations between reset end and branching to the programming control program. The device uses SCI32 in the boot mode. 1. When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. Prepare a programming control program in accordance with the description in section 6.5, Flash Memory Programming/Erasing. 2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity. The inversion function of TXD and RXD pins by the SPCR register is set to "Not to be inverted," so do not put the circuit for inverting a value between the host and this LSI. Rev. 1.00 May 30, 2008 Page 133 of 484 REJ09B0436-0100 Section 6 ROM 3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to match that of the host. The reset should end with the RXD pin high. The RXD and TXD pins should be pulled up on the board if necessary. After the reset is complete, it takes approximately 100 states before the chip is ready to measure the low-level period. 4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the completion of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception could not be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 6.5. 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area H'F780 to H'FEEF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program. 6. Before branching to the programming control program, the chip terminates transfer operations by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transfer of write data or verify data with the host. The TXD pin is high (PCR42 = 1, P42 = 1). The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc. 7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, waiting at least 20 states, and then setting the TEST pin and P32 pin. Boot mode is also cleared when a WDT overflow occurs. 8. Do not change the TEST pin and P32 pin input levels in boot mode. Rev. 1.00 May 30, 2008 Page 134 of 484 REJ09B0436-0100 Section 6 ROM Table 6.4 Item Boot Mode Operation Host Operation Processing Contents LSI Operation Processing Contents Branches to boot program at reset-start. Bit rate adjustment Continuously transmits data H'00 at specified bit rate. * Measures low-level period of receive data H'00. * Calculates bit rate and sets it in BRR of SCI3. * Transmits data H'00 to the host to indicate that the adjustment has ended. Flash memory erase Transmits data H'55 when data H'00 is received and no error occurs. Checks flash memory data, erases all flash memory blocks in case of written data existing, and transmits data H'AA to host. (If erase could not be done, transmits data H'FF to host and aborts operation.) Transfer of programming control program Transmits number of bytes (N) of programming control program to be transferred as 2-byte data (low-order byte following high-order byte) Echobacks the 2-byte received data to host. Transfer of programming control program (repeated for N times) Transmits 1-byte of programming control program Echobacks received data to host and also transfers it to RAM. Execution of Programming control program Transmits 1-byte data H'AA to host. Branches to programming control program transferred to on-chip RAM and starts execution. Table 6.5 Oscillating Frequencies (fOSC) for which Automatic Adjustment of LSI Bit Rate Is Possible Host Bit Rate 19,200 bps 9,600 bps 4,800 bps 2,400 bps 1,200 bps Oscillating Frequencies (fOSC) Range of LSI 16 MHz 8 to 16 MHz 6 to 16 MHz 2 to 16 MHz 2 to 16 MHz Product Group H8/38537 H8/38534 Flash memory version Rev. 1.00 May 30, 2008 Page 135 of 484 REJ09B0436-0100 Section 6 ROM 6.4.2 Programming/Erasing in User Program Mode The term user mode refers to the status when a user program is being executed. On-board programming/erasing of an individual flash memory block can also be performed in user program mode by branching to a user program/erase control program. The user must set branching conditions and provide on-board means of supplying programming data. The flash memory must contain the user program/erase control program or a program that provides the user program/erase control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM, as in boot mode. Figure 6.3 shows a sample procedure for programming/erasing in user program mode. Prepare a user program/erase control program in accordance with the description in section 6.5, Flash Memory Programming/Erasing. Reset-start No Program/erase? Yes Transfer user program/erase control program to RAM Branch to flash memory application program Branch to user program/erase control program in RAM Execute user program/erase control program (flash memory rewrite) Branch to flash memory application program Figure 6.3 Programming/Erasing Flowchart Example in User Program Mode Rev. 1.00 May 30, 2008 Page 136 of 484 REJ09B0436-0100 Section 6 ROM 6.5 Flash Memory Programming/Erasing A software method using the CPU is employed to program and erase flash memory in the onboard programming modes. Depending on the FLMCR1 setting, the flash memory operates in one of the following four modes: Program mode, program-verify mode, erase mode, and erase-verify mode. The programming control program in boot mode and the user program/erase control program in user program mode use these operating modes in combination to perform programming/erasing. Flash memory programming and erasing should be performed in accordance with the descriptions in section 6.5.1, Program/Program-Verify and section 6.5.2, Erase/Erase-Verify, respectively. 6.5.1 Program/Program-Verify When writing data or programs to the flash memory, the program/program-verify flowchart shown in figure 6.4 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability. 1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed. 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses. 3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation according to table 6.6, and additional programming data computation according to table 6.7. 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80. 5. The time during which the P bit is set to 1 is the programming time. Figure 6.8 shows the allowable programming times. 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. An overflow cycle of approximately 6.6 ms is allowed. 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 1 bit is b'0. Verify data can be read in word size from the address to which a dummy write was performed. 8. The maximum number of repetitions of the program/program-verify sequence of the same bit is 1,000. Rev. 1.00 May 30, 2008 Page 137 of 484 REJ09B0436-0100 Section 6 ROM Write pulse application subroutine Apply Write Pulse START Set SWE bit in FLMCR1 Wait 1 s Store 128-byte program data in program data area and reprogram data area n=1 Set P bit in FLMCR1 m=0 Wait (Wait time = programming time) Write 128-byte data in RAM reprogram data area consecutively to flash memory Apply Write pulse Set PV bit in FLMCR1 Clear PSU bit in FLMCR1 Wait 4 s Wait 5 s Set block start address as verify address nn+1 H'FF dummy write to verify address End Sub Wait 2 s Read verify data Verify data = write data? Yes n6? Yes Additional-programming data computation No No m=1 WDT enable Set PSU bit in FLMCR1 Wait 50 s Clear P bit in FLMCR1 Wait 5 s Disable WDT Increment address Reprogram data computation 128-byte data verification completed? Yes Clear PV bit in FLMCR1 Wait 2 s n 6? Yes Successively write 128-byte data from additional-programming data area in RAM to flash memory Sub-Routine-Call Apply Write Pulse No Yes No No m=0? Yes Clear SWE bit in FLMCR1 Wait 100 s End of programming n 1000 ? No Clear SWE bit in FLMCR1 Wait 100 s Programming failure Figure 6.4 Program/Program-Verify Flowchart Rev. 1.00 May 30, 2008 Page 138 of 484 REJ09B0436-0100 Section 6 ROM Table 6.6 Reprogram Data Computation Table Verify Data 0 1 0 1 Reprogram Data 1 0 1 1 Comments Programming completed Reprogram bit -- Remains in erased state Program Data 0 0 1 1 Table 6.7 Additional-Program Data Computation Table Verify Data 0 1 0 1 Additional-Program Data 0 1 1 1 Comments Additional-program bit No additional programming No additional programming No additional programming Reprogram Data 0 0 1 1 Table 6.8 Programming Time Programming Time 30 200 In Additional Programming 10 -- Comments n (Number of Writes) 1 to 6 7 to 1,000 Note: Time shown in s. Rev. 1.00 May 30, 2008 Page 139 of 484 REJ09B0436-0100 Section 6 ROM 6.5.2 Erase/Erase-Verify When erasing flash memory, the erase/erase-verify flowchart shown in figure 6.5 should be followed. 1. Prewriting (setting erase block data to all 0s) is not necessary. 2. Erasing is performed in block units. Make only a single-bit specification in the erase block register (EBR). To erase multiple blocks, each block must be erased in turn. 3. The time during which the E bit is set to 1 is the flash memory erase time. 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. An overflow cycle of approximately 19.8 ms is allowed. 5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 1 bit is b'0. Verify data can be read in word size from the address to which a dummy write was performed. 6. If the read data is not erased successfully, set erase mode again, and repeat the erase/eraseverify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is 100. 6.5.3 Interrupt Handling when Programming/Erasing Flash Memory All interrupts, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons: 1. Interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured. 2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions. 3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out. Rev. 1.00 May 30, 2008 Page 140 of 484 REJ09B0436-0100 Section 6 ROM Erase start SWE bit 1 Wait 1 s n1 Set EBR Enable WDT ESU bit 1 Wait 100 s E bit 1 Wait 10 ms E bit 0 Wait 10 s ESU bit 0 Wait 10 s Disable WDT EV bit 1 Wait 20 s Set block start address as verify address H'FF dummy write to verify address Wait 2 s Read verify data No Increment address Verify data = all 1s ? Yes nn+1 No Last address of block ? Yes EV bit 0 Wait 4 s EV bit 0 Wait 4s No All erase block erased ? Yes SWE bit 0 Wait 100 s End of erasing n 100 ? No Yes SWE bit 0 Wait 100 s Erase failure Figure 6.5 Erase/Erase-Verify Flowchart Rev. 1.00 May 30, 2008 Page 141 of 484 REJ09B0436-0100 Section 6 ROM 6.6 Program/Erase Protection There are three kinds of flash memory program/erase protection; hardware protection, software protection, and error protection. 6.6.1 Hardware Protection Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted because of a transition to reset, subactive mode, subsleep mode, watch mode, or standby mode. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), and erase block register (EBR) are initialized. In a reset via the RES pin, the reset state is not entered unless the RES pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the RES pin low for the RES pulse width specified in the AC Characteristics section. 6.6.2 Software Protection Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P or E bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase block register (EBR), erase protection can be set for individual blocks. When EBR is set to H'00, erase protection is set for all blocks. 6.6.3 Error Protection In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing. When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered. * When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch) * Immediately after exception handling excluding a reset during programming/erasing * When a SLEEP instruction is executed during programming/erasing Rev. 1.00 May 30, 2008 Page 142 of 484 REJ09B0436-0100 Section 6 ROM The FLMCR1, FLMCR2, and EBR settings are retained, however program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be re-entered by re-setting the P or E bit. However, PV and EV bit setting is enabled, and a transition can be made to verify mode. Error protection can be cleared only by a power-on reset. 6.7 Programmer Mode In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as a discrete flash memory. Use a PROM programmer that supports the MCU device type with the on-chip Renesas Technology (former Hitachi Ltd.) 64-Kbyte flash memory (F-ZTAT64V3). A 10-MHz input clock is required. For the conditions for transition to programmer mode, see table 6.3. 6.7.1 Socket Adapter The socket adapter converts the pin allocation of the flash memory device to that of the discrete flash memory HN28F101. The address of the on-chip flash memory is H'0000 to H'EFFF. Figure 6.6 shows a socket-adapter-pin correspondence diagram. 6.7.2 Programmer Mode Commands The following commands are supported in programmer mode. * * * * Memory Read Mode Auto-Program Mode Auto-Erase Mode Status Read Mode Status polling is used for auto-programming, auto-erasing, and status read modes. In status read mode, detailed internal information is output after the execution of auto-programming or autoerasing. Table 6.9 shows the sequence of each command. In auto-programming mode, 129 cycles are required since 128 bytes are written at the same time. In memory read mode, the number of cycles depends on the number of address write cycles (n). Rev. 1.00 May 30, 2008 Page 143 of 484 REJ09B0436-0100 Section 6 ROM Table 6.9 Command Sequence in Programmer Mode Number of Cycles 1+n 129 2 2 1st Cycle Mode Write Write Write Write Address X X X X Data H'00 H'40 H'20 H'71 Mode Read Write Write Write 2nd Cycle Address RA WA X X Data Dout Din H'20 H'71 Command Name Memory read Auto-program Auto-erase Status read n: the number of address write cycles Rev. 1.00 May 30, 2008 Page 144 of 484 REJ09B0436-0100 Section 6 ROM Flash Memory Device Pin No. FP-80A TFP-80C Pin Name Socket Adapter (Conversion to 32-Pin Arrangement) HN28F101 (32 Pins) Pin Name FWE Pin No. 1 26 2 3 31 13 14 15 17 18 19 20 21 12 11 10 9 8 7 6 5 27 24 23 25 4 28 29 22 32 16 54 P71 A9 A16 60 12 45 46 47 48 49 50 51 52 68 67 66 65 64 63 62 61 53 71 55 56 57 58 59 72 26, 32 73 3 8 30 14 P77 P12 P60 P61 P62 P63 P64 P65 P66 P67 P87 P86 P85 P84 P83 P82 P81 P80 P70 P42 P72 P73 P74 P75 P76 P43 CVcc, Vcc AVcc X1 TEST V1 P14 A15 WE I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 A0 A1 A2 A3 A4 A5 A6 A7 A8 OE A10 A11 A12 A13 A14 CE Vcc Vss 2, 5 27 74 75 76 7, 6 9 AVss, Vss Vss PB0 PB1 PB2 OSC1,OSC2 RES (OPEN) Legend: FWE: I/O7 to I/O0: A16 to A0: CE: OE: WE: Flash-write enable Data input/output Address input Chip enable Output enable Write enable Note: The oscillation frequency of the oscillator circuit should be 10 MHz. Oscillator circuit Power-on reset circuit Other than the above Figure 6.6 Socket Adapter Pin Correspondence Diagram Rev. 1.00 May 30, 2008 Page 145 of 484 REJ09B0436-0100 Section 6 ROM 6.7.3 Memory Read Mode 1. After completion of auto-program/auto-erase/status read operations, a transition is made to the command wait state. When reading memory contents, a transition to memory read mode must first be made with a command write, after which the memory contents are read. Once memory read mode has been entered, consecutive reads can be performed. 2. In memory read mode, command writes can be performed in the same way as in the command wait state. 3. After powering on, memory read mode is entered. 4. Tables 6.10 to 6.12 show the AC characteristics. Table 6.10 AC Characteristics in Transition to Memory Read Mode Conditions: VCC = 3.3 V 0.3 V, VSS = 0 V, Ta = 25C 5C Item Command write cycle CE hold time CE setup time Data hold time Data setup time Write pulse width WE rise time WE fall time Symbol tnxtc tceh tces tdh tds twep tr tf Min 20 0 0 50 50 70 -- -- Max -- -- -- -- -- -- 30 30 Unit s ns ns ns ns ns ns ns Notes Figure 6.7 Command write A15-A0 tces CE tceh tnxtc Memory read mode Address stable OE tf WE twep tr tds I/O7-I/O0 tdh Note: Data is latched on the rising edge of WE. Figure 6.7 Timing Waveforms for Memory Read after Memory Write Rev. 1.00 May 30, 2008 Page 146 of 484 REJ09B0436-0100 Section 6 ROM Table 6.11 AC Characteristics in Transition from Memory Read Mode to Another Mode Conditions: VCC = 3.3 V 0.3 V, VSS = 0 V, Ta = 25C 5C Item Command write cycle CE hold time CE setup time Data hold time Data setup time Write pulse width WE rise time WE fall time Symbol tnxtc tceh tces tdh tds twep tr tf Min 20 0 0 50 50 70 -- -- Max -- -- -- -- -- -- 30 30 Unit s ns ns ns ns ns ns ns Notes Figure 6.8 Memory read mode A15-A0 Address stable Other mode command write tnxtc CE tces tceh OE twep tf tr WE tds I/O7-I/O0 Note: Do not enable WE and OE at the same time. tdh Figure 6.8 Timing Waveforms in Transition from Memory Read Mode to Another Mode Rev. 1.00 May 30, 2008 Page 147 of 484 REJ09B0436-0100 Section 6 ROM Table 6.12 AC Characteristics in Memory Read Mode Conditions: VCC = 3.3 V 0.3 V, VSS = 0 V, Ta = 25C 5C Item Access time CE output delay time OE output delay time Output disable delay time Data output hold time Symbol tacc tce toe tdf toh Min -- -- -- -- 5 Max 20 150 150 100 -- Unit s ns ns ns ns Notes Figure 6.9 Figure 6.10 A15-A0 Address stable Address stable CE OE WE I/O7-I/O0 tacc toh tacc toh Figure 6.9 CE and OE Enable State Read Timing Waveforms A15-A0 CE Address stable tce toe Address stable tce toe OE WE tacc toh I/O7-I/O0 tdf tacc toh tdf Figure 6.10 CE and OE Clock System Read Timing Waveforms Rev. 1.00 May 30, 2008 Page 148 of 484 REJ09B0436-0100 Section 6 ROM 6.7.4 Auto-Program Mode 1. When reprogramming previously programmed addresses, perform auto-erasing before autoprogramming. 2. Perform auto-programming once only on the same address block. It is not possible to program an address block that has already been programmed. 3. In auto-program mode, 128 bytes are programmed simultaneously. This should be carried out by executing 128 consecutive byte transfers. A 128-byte data transfer is necessary even when programming fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses. 4. The lower 7 bits of the transfer address must be low. If a value other than an effective address is input, processing will switch to a memory write operation but a write error will be flagged. 5. Memory address transfer is performed in the second cycle (figure 6.11). Do not perform transfer after the third cycle. 6. Do not perform a command write during a programming operation. 7. Perform one auto-program operation for a 128-byte block for each address. Two or more additional programming operations cannot be performed on a previously programmed address block. 8. Confirm normal end of auto-programming by checking I/O6. Alternatively, status read mode can also be used for this purpose (I/O7 status polling uses the auto-program operation end decision pin). 9. Status polling I/O6 and I/O7 pin information is retained until the next command write. As long as the next command write has not been performed, reading is possible by enabling CE and OE. 10. Table 6.13 shows the AC characteristics. Rev. 1.00 May 30, 2008 Page 149 of 484 REJ09B0436-0100 Section 6 ROM Table 6.13 AC Characteristics in Auto-Program Mode Conditions: VCC = 3.3 V 0.3 V, VSS = 0 V, Ta = 25C 5C Item Command write cycle CE hold time CE setup time Data hold time Data setup time Write pulse width Status polling start time Status polling access time Address setup time Address hold time Memory write time WE rise time WE fall time Symbol tnxtc tceh tces tdh tds twep twsts tspa tas tah twrite tr tf Min 20 0 0 50 50 70 1 -- 0 60 1 -- -- Max -- -- -- -- -- -- -- 150 -- -- 3000 30 30 Unit s ns ns ns ns ns ms ns ns ns ms ns ns Notes Figure 6.11 A15-A0 tces tceh tnxtc Address stable tnxtc CE OE tf twep tr tas tah Data transfer 1 to 128 bytes twsts tspa WE tds tdh twrite I/O7 Write operation end decision signal I/O6 I/O5-I/O0 Write normal end decision signal H'40 H'00 Figure 6.11 Auto-Program Mode Timing Waveforms Rev. 1.00 May 30, 2008 Page 150 of 484 REJ09B0436-0100 Section 6 ROM 6.7.5 Auto-Erase Mode 1. Auto-erase mode supports only entire memory erasing. 2. Do not perform a command write during auto-erasing. 3. Confirm normal end of auto-erasing by checking I/O6. Alternatively, status read mode can also be used for this purpose (I/O7 status polling uses the auto-erase operation end decision pin). 4. Status polling I/O6 and I/O7 pin information is retained until the next command write. As long as the next command write has not been performed, reading is possible by enabling CE and OE. 5. Table 6.14 shows the AC characteristics. Table 6.14 AC Characteristics in Auto-Erase Mode Conditions: VCC = 3.3 V 0.3 V, VSS = 0 V, Ta = 25C 5C Item Command write cycle CE hold time CE setup time Data hold time Data setup time Write pulse width Status polling start time Status polling access time Memory erase time WE rise time WE fall time Symbol tnxtc tceh tces tdh tds twep tests tspa terase tr tf Min 20 0 0 50 50 70 1 -- 100 -- -- Max -- -- -- -- -- -- -- 150 40000 30 30 Unit s ns ns ns ns ns ms ns ms ns ns Notes Figure 6.12 Rev. 1.00 May 30, 2008 Page 151 of 484 REJ09B0436-0100 Section 6 ROM A15-A0 tces tceh tnxtc tnxtc CE OE tf twep tr tests tspa WE tds tdh terase Erase end decision signal I/O7 I/O6 Erase normal end decision signal I/O5-I/O0 H'20 H'20 H'00 Figure 6.12 Auto-Erase Mode Timing Waveforms 6.7.6 Status Read Mode 1. Status read mode is provided to identify the kind of abnormal end. Use this mode when an abnormal end occurs in auto-program mode or auto-erase mode. 2. The return code is retained until a command write other than a status read mode command write is executed. 3. Table 6.15 shows the AC characteristics and 6.16 shows the return codes. Rev. 1.00 May 30, 2008 Page 152 of 484 REJ09B0436-0100 Section 6 ROM Table 6.15 AC Characteristics in Status Read Mode Conditions: VCC = 3.3 V 0.3 V, VSS = 0 V, Ta = 25C 5C Item Read time after command write CE hold time CE setup time Data hold time Data setup time Write pulse width OE output delay time Disable delay time CE output delay time WE rise time WE fall time Symbol tnxtc tceh tces tdh tds twep toe tdf tce tr tf Min 20 0 0 50 50 70 -- -- -- -- -- Max -- -- -- -- -- -- 150 100 150 30 30 Unit s ns ns ns ns ns ns ns ns ns ns Notes Figure 6.13 A15-A0 tces tceh tnxtc tces tceh tnxtc tnxtc CE tce OE tf twep tr tf twep tr toe WE tds tdh tds tdh tdf I/O7-/O0 H'71 H'71 Note: I/O2 and I/O3 are undefined. Figure 6.13 Status Read Mode Timing Waveforms Rev. 1.00 May 30, 2008 Page 153 of 484 REJ09B0436-0100 Section 6 ROM Table 6.16 Status Read Mode Return Codes Pin Name I/O7 I/O6 I/O5 I/O4 I/O3 I/O2 I/O1 I/O0 Initial Value 0 0 0 0 0 0 0 0 Indications 1: Abnormal end 0: Normal end 1: Command error 0: Otherwise 1: Programming error 0: Otherwise 1: Erasing error 0: Otherwise 1: Over counting of writing or erasing 0: Otherwise 1: Effective address error 0: Otherwise 6.7.7 Status Polling 1. The I/O7 status polling flag indicates the operating status in auto-program/auto-erase mode. 2. The I/O6 status polling flag indicates a normal or abnormal end in auto-program/auto-erase mode. Table 6.17 Status Polling Output Truth Table I/O7 0 1 1 0 I/O6 0 0 1 1 I/O0 to 5 0 0 0 0 Status During internal operation Abnormal end Normal end -- Rev. 1.00 May 30, 2008 Page 154 of 484 REJ09B0436-0100 Section 6 ROM 6.7.8 Programmer Mode Transition Time Commands cannot be accepted during the oscillation stabilization period or the programmer mode setup period. After the programmer mode setup time, a transition is made to memory read mode. Table 6.18 Stipulated Transition Times to Command Wait State Item Oscillation stabilization time (crystal oscillator) Programmer mode setup time Vcc hold time Symbol Tosc1 Tbmv Tdwn Min 10 5 10 0 Max -- -- -- -- Unit ms ms ms ms Notes Figure 6.14 Oscillation stabilization time (ceramic oscillator) Tosc1 tosc1 Vcc tbmv Auto-program mode Auto-erase mode tdwn RES Figure 6.14 Oscillation Stabilization Time, Boot Program Transfer Time, and Power-Down Sequence 6.7.9 Notes on Memory Programming 1. When performing programming using programmer mode on a chip that has been programmed/erased in an on-board programming mode, auto-erasing is recommended before carrying out auto-programming. 2. The flash memory is initially in the erased state when the device is shipped by Renesas Technology. For other chips for which the erasure history is unknown, it is recommended that auto-erasing be executed to check and supplement the initialization (erase) level. Rev. 1.00 May 30, 2008 Page 155 of 484 REJ09B0436-0100 Section 6 ROM 6.8 Power-Down States for Flash Memory In user mode, the flash memory will operate in either of the following states: * Normal operating mode The flash memory can be read and written to at high speed. * Power-down operating mode The power supply circuit of the flash memory is partly halted and can be read under low power consumption. * Standby mode All flash memory circuits are halted. Table 6.19 shows the correspondence between the operating modes of this LSI and the flash memory. In subactive mode, the flash memory can be set to operate in power-down mode with the PDWND bit in FLPWCR. When the flash memory returns to its normal operating state from power-down mode or standby mode, a period to stabilize the power supply circuits that were stopped is needed. When the flash memory returns to its normal operating state, bits STS2 to STS0 in SYSCR1 must be set to provide a wait time of at least 20 s, even when the external clock is being used. Table 6.19 Flash Memory Operating States Flash Memory Operating State LSI Operating State Active mode Subactive mode Sleep mode Subsleep mode Standby mode Watch mode PDWND = 0 (Initial value) Normal operating mode Power-down mode Normal operating mode Standby mode Standby mode Standby mode PDWND = 1 Normal operating mode Normal operating mode Normal operating mode Standby mode Standby mode Standby mode Rev. 1.00 May 30, 2008 Page 156 of 484 REJ09B0436-0100 Section 7 RAM Section 7 RAM 7.1 Overview The H8/38532 and H8/38533 have 1 Kbyte of high-speed static RAM on-chip, and the H8/38534, H8/38535, H8/38536, and H8/38537 have 2 Kbytes. The RAM is connected to the CPU by a 16bit data bus, allowing high-speed 2-state access for both byte data and word data. 7.1.1 Block Diagram Figure 7.1 shows a block diagram of the on-chip RAM. Internal data bus (upper 8 bits) Internal data bus (lower 8 bits) H'F780 H'F782 H'F780 H'F782 H'F781 H'F783 On-chip RAM H'FF7E H'FF7E Even-numbered address H'FF7F Odd-numbered address Figure 7.1 RAM Block Diagram (H8/38534) Rev. 1.00 May 30, 2008 Page 157 of 484 REJ09B0436-0100 Section 7 RAM Rev. 1.00 May 30, 2008 Page 158 of 484 REJ09B0436-0100 Section 8 I/O Ports Section 8 I/O Ports 8.1 Overview The LSI is provided with six 8-bit I/O ports, one 4-bit I/O port, one 3-bit I/O port, one 8-bit inputonly port, and one 1-bit input-only port. Table 8.1 indicates the functions of each port. Each port has of a port control register (PCR) that controls input and output, and a port data register (PDR) for storing output data. Input or output can be assigned to individual bits. See section 2.8.3, Bit-Manipulation Instruction, for information on executing bit-manipulation instructions to write data in PCR or PDR. Ports 5, 6, 7, 8, and A are also used as liquid crystal display segment and common pins, selectable in 8-bit units. Block diagrams of each port are given in Appendix B, I/O Port Block Diagrams. Table 8.1 Port Functions Function Switching Registers PMR1 TCRF, TMC PMR1, AMR PMR1 PMR1 PMR1 PMR3 SCR31 SMR31 Port Port 1 Description * 8-bit I/O port * MOS input pull-up option Pins P17 to P15/ IRQ3 to IRQ1/ TMIF, TMIC P14/IRQ4/ADTRG P13/TMIG P12, P11/ TMOFH, TMOFL P10/TMOW Other Functions External interrupts 3 to 1 Timer event interrupts TMIF, TMIC External interrupt 4 and A/D converter external trigger Timer G input capture input Timer F output compare output Timer A clock output SCI31 data output (TXD31), data input (RXD31), clock input/output (SCK31), and asynchronous counter event inputs AEVL, AEVH Port 3 * 8-bit I/O port * MOS input pull-up option * Large-current port P37/AEVL P36/AEVH P35/TXD31 P34/RXD31 P33/SCK31 P32 P31/UD/EXCL P30/PWM Timer C count-up/down select PMR2 input, 14-bit PWM output, and PMR3 external subclock input Rev. 1.00 May 30, 2008 Page 159 of 484 REJ09B0436-0100 Section 8 I/O Ports Port Port 4 Description * 1-bit input port * 3-bit I/O port Pins P43/IRQ0 P42/TXD32 P41/RXD32 P40/SCK32 P57 to P50/ WKP7 to WKP0/ SEG8 to SEG1 P67 to P60/ SEG16 to SEG9 P77 to P70/ SEG24 to SEG17 P87/SEG32 P86/SEG31 P85/SEG30 P84/SEG29 P83 to P80/ SEG28 to SEG25 PA3 to PA0/ COM4 to COM1 PB7 to PB0/ AN7 to AN0 Other Functions External interrupt 0 SCI32 data output (TXD32), data input (RXD32), clock input/output (SCK32) Wakeup input (WKP7 to WKP0), segment output (SEG8 to SEG1) Segment output (SEG16 to SEG9) Segment output (SEG24 to SEG17) Segment output (SEG32 to SEG25) Function Switching Registers PMR3 SCR32 SMR32 PMR5 LPCR LPCR Port 5 * 8-bit I/O port * MOS input pull-up option Port 6 * 8-bit I/O port * MOS input pull-up option Port 7 Port 8 * 8-bit I/O port * 8-bit I/O port LPCR LPCR Port A Port B 4-bit I/O port 8-bit input port Common output (COM4 to COM1) A/D converter analog input LPCR AMR Rev. 1.00 May 30, 2008 Page 160 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.2 8.2.1 Port 1 Overview Port 1 is a 8-bit I/O port. Figure 8.1 shows its pin configuration. P1 7 /IRQ 3 /TMIF P1 6 /IRQ 2 P1 5 /IRQ 1 /TMIC Port 1 P1 4 /IRQ 4 /ADTRG P1 3 /TMIG P1 2 /TMOFH P1 1 /TMOFL P1 0 /TMOW Figure 8.1 Port 1 Pin Configuration 8.2.2 Register Configuration and Description Table 8.2 shows the port 1 register configuration. Table 8.2 Name Port data register 1 Port control register 1 Port pull-up control register 1 Port mode register 1 Port 1 Registers Abbr. PDR1 PCR1 PUCR1 PMR1 R/W R/W W R/W R/W Initial Value H'00 H'00 H'00 H'00 Address H'FFD4 H'FFE4 H'FFE0 H'FFC8 Rev. 1.00 May 30, 2008 Page 161 of 484 REJ09B0436-0100 Section 8 I/O Ports (1) Bit Port Data Register 1 (PDR1) 7 P1 7 0 R/W 6 P1 6 0 R/W 5 P1 5 0 R/W 4 P1 4 0 R/W 3 P1 3 0 R/W 2 P1 2 0 R/W 1 P1 1 0 R/W 0 P1 0 0 R/W Initial value Read/Write PDR1 is an 8-bit register that stores data for port 1 pins P17 to P10. If port 1 is read while PCR1 bits are set to 1, the values stored in PDR1 are read, regardless of the actual pin states. If port 1 is read while PCR1 bits are cleared to 0, the pin states are read. Upon reset, PDR1 is initialized to H'00. (2) Bit Initial value Read/Write Port Control Register 1 (PCR1) 7 PCR17 0 W 6 PCR16 0 W 5 PCR15 0 W 4 PCR14 0 W 3 PCR13 0 W 2 PCR1 2 0 W 1 PCR11 0 W 0 PCR10 0 W PCR1 is an 8-bit register for controlling whether each of the port 1 pins P17 to P10 functions as an input pin or output pin. Setting a PCR1 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR1 and in PDR1 are valid only when the corresponding pin is designated in PMR1 as a general I/O pin. Upon reset, PCR1 is initialized to H'00. PCR1 is a write-only register, which is always read as all 1s. (3) Bit Initial value Read/Write Port Pull-Up Control Register 1 (PUCR1) 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W 2 0 R/W 1 0 R/W 0 0 R/W PUCR17 PUCR16 PUCR15 PUCR14 PUCR13 PUCR12 PUCR11 PUCR10 Rev. 1.00 May 30, 2008 Page 162 of 484 REJ09B0436-0100 Section 8 I/O Ports PUCR1 controls whether the MOS pull-up of each of the port 1 pins P17 to P10 is on or off. When a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up. Upon reset, PUCR1 is initialized to H'00. (4) Bit Initial value Read/Write Port Mode Register 1 (PMR1) 7 IRQ3 0 R/W 6 IRQ2 0 R/W 5 IRQ1 0 R/W 4 IRQ4 0 R/W 3 TMIG 0 R/W 2 TMOFH 0 R/W 1 TMOFL 0 R/W 0 TMOW 0 R/W PMR1 is an 8-bit read/write register, controlling the selection of pin functions for port 1 pins. Upon reset, PMR1 is initialized to H'00. Bit 7: P17/IRQ3/TMIF pin function switch (IRQ3) This bit selects whether pin P17/IRQ3/TMIF is used as P17 or as IRQ3/TMIF. Bit 7 IRQ3 0 1 Description Functions as P17 I/O pin Functions as IRQ3/TMIF input pin (initial value) Note: Rising or falling edge sensing can be designated for IRQ3, TMIF. For details on TMIF settings, see (3) Timer Control Register F (TCRF) in section 9.4.2, Register Descriptions. Bit 6: P16/IRQ2 pin function switch (IRQ2) This bit selects whether pin P16/IRQ2 is used as P16 or as IRQ2. Bit 6 IRQ2 0 1 Description Functions as P16 I/O pin Functions as IRQ2 input pin (initial value) Note: Rising or falling edge sensing can be designated for IRQ2. Rev. 1.00 May 30, 2008 Page 163 of 484 REJ09B0436-0100 Section 8 I/O Ports Bit 5: P15/IRQ1/TMIC pin function switch (IRQ1) This bit selects whether pin P15/IRQ1/TMIC is used as P15 or as IRQ1/TMIC. Bit 5 IRQ1 0 1 Description Functions as P15 I/O pin Functions as IRQ1/TMIC input pin (initial value) Note: Rising or falling edge sensing can be designated for IRQ1/TMIC. For details of TMIC pin setting, see (1) Timer Mode Register C (TMC) in section 9.3.2, Register Descriptions. Bit 4: P14/IRQ4/ADTRG pin function switch (IRQ4) This bit selects whether pin P14/IRQ4/ADTRG is used as P14 or as IRQ4/ADTRG. Bit 4 IRQ4 0 1 Description Functions as P14 I/O pin Functions as IRQ4/ADTRG input pin (initial value) Note: For details of ADTRG pin setting, see section 12.3.2, Start of A/D Conversion by External Trigger Input. Bit 3: P13/TMIG pin function switch (TMIG) This bit selects whether pin P13/TMIG is used as P13 or as TMIG. Bit 3 TMIG 0 1 Description Functions as P13 I/O pin Functions as TMIG input pin (initial value) Bit 2: P12/TMOFH pin function switch (TMOFH) This bit selects whether pin P12/TMOFH is used as P12 or as TMOFH. Rev. 1.00 May 30, 2008 Page 164 of 484 REJ09B0436-0100 Section 8 I/O Ports Bit 1: P11/TMOFL pin function switch (TMOFL) This bit selects whether pin P11/TMOFL is used as P11 or as TMOFL. Bit 1 TMOFL 0 1 Description Functions as P11 I/O pin Functions as TMOFL output pin (initial value) Bit 0: P10/TMOW pin function switch (TMOW) This bit selects whether pin P10/TMOW is used as P10 or as TMOW. Bit 0 TMOW 0 1 Description Functions as P10 I/O pin Functions as TMOW output pin (initial value) Rev. 1.00 May 30, 2008 Page 165 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.2.3 Pin Functions Table 8.3 shows the port 1 pin functions. Table 8.3 Pin Port 1 Pin Functions Pin Functions and Selection Method P17/IRQ3/TMIF The pin function depends on bit IRQ3 in PMR1, bits CKSL2 to CKSL0 in TCRF, and bit PCR17 in PCR1. IRQ3 PCR17 CKSL2 to CKSL0 Pin function P17 input pin 0 0 * 1 Not 0** P17 output pin IRQ3 input pin 1 * 0** IRQ3/TMIF input pin Note: When this pin is used as the TMIF input pin, clear bit IEN3 to 0 in IENR1 to disable the IRQ3 interrupt. P16/IRQ2 The pin function depends on bits IRQ2 in PMR1 and bit PCR16 in PCR1. IRQ2 PCR16 Pin function P15/IRQ1 TMIC 0 P16 input pin 0 1 P16 output pin 1 * IRQ2 input pin The pin function depends on bit IRQ1 in PMR1, bits TMC2 to TMC0 in TMC, and bit PCR15 in PCR1. IRQ1 PCR15 TMC2 to TMC0 Pin function P15 input pin 0 * 0 1 Not 111 P15 output pin IRQ1 input pin 1 * 111 IRQ1/TMIC input pin Note: When this pin is used as the TMIC input pin, clear bit IEN1 to 0 in IENR1 to disable the IRQ1 interrupt. Rev. 1.00 May 30, 2008 Page 166 of 484 REJ09B0436-0100 Section 8 I/O Ports Pin P14/IRQ4 ADTRG Pin Functions and Selection Method The pin function depends on bit IRQ4 in PMR1, bit TRGE in AMR, and bit PCR14 in PCR1. IRQ4 PCR14 TRGE Pin function P14 input pin 0 * 0 1 0 P14 output pin IRQ4 input pin 1 * 1 IRQ4/ADTRG input pin Note: When this pin is used as the ADTRG input pin, clear bit IEN4 to 0 in IENR1 to disable the IRQ4 interrupt. P13/TMIG The pin function depends on bit TMIG in PMR1 and bit PCR13 in PCR1. TMIG PCR13 Pin function P12/TMOFH 0 P13 input pin 0 1 P13 output pin 1 * TMIG input pin The pin function depends on bit TMOFH in PMR1 and bit PCR12 in PCR1. TMOFH PCR12 Pin function 0 P12 input pin 0 1 P12 output pin 1 * TMOFH output pin P11/TMOFL The pin function depends on bit TMOFL in PMR1 and bit PCR11 in PCR1. TMOFL PCR11 Pin function 0 P11 input pin 0 1 P11 output pin 1 * TMOFL output pin P10/TMOW The pin function depends on bit TMOW in PMR1 and bit PCR10 in PCR1. TMOW PCR10 Pin function 0 P10 input pin 0 1 P10 output pin 1 * TMOW output pin *: Don't care Rev. 1.00 May 30, 2008 Page 167 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.2.4 Pin States Table 8.4 shows the port 1 pin states in each operating mode. Table 8.4 Pins Port 1 Pin States Reset Sleep Subsleep Standby Highimpedance* Watch Subactive Active Functional P17/IRQ3/TMIF Highimpedance P16/IRQ2 P15/IRQ1/TMIC P14/IRQ4/ADTRG P13/TMIG P12/TMOFH P11/TMOFL P10/TMOW Note: * Retains Retains previous previous state state Retains Functional previous state A high-level signal is output when the MOS pull-up is in the on state. 8.2.5 MOS Input Pull-Up Port 1 has a built-in MOS input pull-up function that can be controlled by software. When a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS input pull-up for that pin. The MOS input pull-up function is in the off state after a reset. PCR1n PUCR1n MOS input pull-up 0 0 Off 0 1 On 1 * Off (n = 7 to 0) *: Don't care Rev. 1.00 May 30, 2008 Page 168 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.3 8.3.1 Port 3 Overview Port 3 is a 8-bit I/O port, configured as shown in figure 8.2. In the flash memory version, the on-chip pull-up MOS for pin P32 is on during the reset period. It turns off and normal operation resumes after the reset is cleared. This should be considered when making connections to external circuitry. Note that in the mask ROM version P32 continues to operate normally. P3 7 /AEVL P3 6 /AEVH P3 5 /TXD31 Port 3 P3 4 /RXD31 P3 3 /SCK 31 P3 2 P3 1 /UD/EXCL P3 0 /PWM Figure 8.2 Port 3 Pin Configuration 8.3.2 Register Configuration and Description Table 8.5 shows the port 3 register configuration. Table 8.5 Name Port data register 3 Port control register 3 Port pull-up control register 3 Port mode register 2 Port mode register 3 Port 3 Registers Abbr. PDR3 PCR3 PUCR3 PMR2 PMR3 R/W R/W W R/W R/W R/W Initial Value H'00 H'00 H'00 H'58 H'04 Address H'FFD6 H'FFE6 H'FFE1 H'FFC9 H'FFCA Rev. 1.00 May 30, 2008 Page 169 of 484 REJ09B0436-0100 Section 8 I/O Ports (1) Bit Port Data Register 3 (PDR3) 7 P3 7 0 R/W 6 P36 0 R/W 5 P35 0 R/W 4 P34 0 R/W 3 P3 3 0 R/W 2 P32 0 R/W 1 P31 0 R/W 0 P3 0 0 R/W Initial value Read/Write PDR3 is an 8-bit register that stores data for port 3 pins P37 to P30. If port 3 is read while PCR3 bits are set to 1, the values stored in PDR3 are read, regardless of the actual pin states. If port 3 is read while PCR3 bits are cleared to 0, the pin states are read. Upon reset, PDR3 is initialized to H'00. (2) Bit Initial value Read/Write Port Control Register 3 (PCR3) 7 PCR3 7 0 W 6 PCR3 6 0 W 5 PCR3 5 0 W 4 PCR34 0 W 3 PCR3 3 0 W 2 PCR3 2 0 W 1 PCR31 0 W 0 PCR30 0 W PCR3 is an 8-bit register for controlling whether each of the port 3 pins P37 to P30 functions as an input pin or output pin. Setting a PCR3 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR3 and in PDR3 are valid only when the corresponding pin is designated in PMR3 as a general I/O pin. Upon reset, PCR3 is initialized to H'00. PCR3 is a write-only register, which is always read as all 1s. Rev. 1.00 May 30, 2008 Page 170 of 484 REJ09B0436-0100 Section 8 I/O Ports (3) Bit Port Pull-Up Control Register 3 (PUCR3) 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W 2 0 R/W 1 0 R/W 0 0 R/W PUCR37 PUCR36 PUCR3 5 PUCR34 PUCR3 3 PUCR3 2 PUCR31 PUCR30 Initial value Read/Write PUCR3 controls whether the MOS pull-up of each of the port 3 pins P37 to P30 is on or off. When a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up. Upon reset, PUCR3 is initialized to H'00. (4) Bit Initial value Read/Write Port Mode Register 3 (PMR3) 7 AEVL 0 R/W 6 AEVH 0 R/W 5 WDCKS 0 R/W 4 NCS 0 R/W 3 IRQ0 0 R/W 2 -- 1 -- 1 UD 0 R/W 0 PWM 0 R/W PMR3 is an 8-bit read/write register, controlling the selection of pin functions for port 3 pins. Upon reset, PMR3 is initialized to H'04. Bit 7: P37/AEVL pin function switch (AEVL) This bit selects whether pin P37/AEVL is used as P37 or as AEVL. Bit 7 AEVL 0 1 Description Functions as P37 I/O pin Functions as AEVL input pin (initial value) Rev. 1.00 May 30, 2008 Page 171 of 484 REJ09B0436-0100 Section 8 I/O Ports Bit 6: P36/AEVH pin function switch (AEVH) This bit selects whether pin P36/AEVH is used as P36 or as AEVH. Bit 6 AEVH 0 1 Description Functions as P36 I/O pin Functions as AEVH input pin (initial value) Bit 5: Watchdog timer source clock select (WDCKS) This bit selects the watchdog timer source clock. Bit 5 WDCKS 0 1 Description /8192 selected w/32 selected (initial value) Bit 4: TMIG noise canceler select (NCS) This bit controls the noise canceler for the input capture input signal (TMIG). Bit 4 NCS 0 1 Description Noise cancellation function not used Noise cancellation function used (initial value) Bit 3: P43/IRQ0 pin function switch (IRQ0) This bit selects whether pin P43/IRQ0 is used as P43 or as IRQ0. Bit 3 IRQ0 0 1 Description Functions as P43 input pin Functions as IRQ0 input pin (initial value) Rev. 1.00 May 30, 2008 Page 172 of 484 REJ09B0436-0100 Section 8 I/O Ports Bit 2: Reserved bit This bit cannot be written to. Bit 1: P31/UD pin function switch (UD) This bit selects whether pin P31/UD is used as P31 or as UD. Bit 1 UD 0 1 Description Functions as P31 I/O pin Functions as UD input pin (initial value) Bit 0: P30/PWM pin function switch (PWM) This bit selects whether pin P30/PWM is used as P30 or as PWM. Bit 0 PWM 0 1 Description Functions as P30 I/O pin Functions as PWM output pin (initial value) (5) Bit Port Mode Register 2 (PMR2) 7 EXCL 0 R/W 6 -- 1 R 5 -- 0 R/W 4 -- 1 R 3 -- 1 R 2 -- 0 R/W 1 -- 0 R/W 0 -- 0 R/W Initial value Read/Write PMR2 is an 8-bit read/write register that controls external clock input to pin P31. Upon reset, PMR2 is initialized to H'58. Rev. 1.00 May 30, 2008 Page 173 of 484 REJ09B0436-0100 Section 8 I/O Ports Bit 7: P31/UD/EXCL pin function switch (EXCL) This bit selects whether pin P31/UD/EXCL is used as P31/UD or as EXCL. When the pin is used as EXCL an external clock should be input to it. See section 4, Clock Pulse Generators, for a connection example. Bit 7 EXCL 0 1 Description Functions as P31/UD I/O pin Functions as EXCL input pin (initial value) Bit 6: Reserved bit Bit 6 is a reserved bit. It is always read as 1 and cannot be modified. Bit 5: Reserved bit Bit 5 is a readable/writable reserved bit. Bits 4 and 3: Reserved bits Bits 4 and 3 are reserved bits. They are always read as 1 and cannot be modified. Bits 2 to 0: Reserved bits Bits 2 to 0 are readable/writable reserved bits. Rev. 1.00 May 30, 2008 Page 174 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.3.3 Pin Functions Table 8.6 shows the port 3 pin functions. Table 8.6 Pin P37/AEVL Port 3 Pin Functions Pin Functions and Selection Method The pin function depends on bit SO1 in PMR3 and bit PCR37 in PCR3. AEVL PCR37 Pin function 0 P37 input pin 0 1 P37 output pin 1 * AEVL input pin P36/AEVH The pin function depends on bit AEVH in PMR3 and bit PCR36 in PCR3. AEVH PCR36 Pin function 0 P36 input pin 0 1 P36 output pin 1 * AEVH input pin P35/TXD31 The pin function depends on bit TE31 in SCR31, bit SPC31 in SPCR, and bit PCR35 in PCR3. SPC31 TE31 PCR35 Pin function 0 P35 input pin 0 0 1 P35 output pin 1 1 * TXD31 output pin P34/RXD31 The pin function depends on bit RE31 in SCR31 and bit PCR34 in PCR3. RE31 PCR34 Pin function 0 P34 input pin 0 1 P34 output pin 1 * RXD31 input pin Rev. 1.00 May 30, 2008 Page 175 of 484 REJ09B0436-0100 Section 8 I/O Ports Pin P33/SCK31 Pin Functions and Selection Method The pin function depends on bits CKE311 and CKE310 in SCR31, bit COM31 in SMR31, and bit PCR33 in PCR3. CKE311 CKE310 COM31 PCR33 Pin function 0 0 1 0 1 * 0 1 * 1 * * * SCK31 input pin P33 input pin P33 output pin SCK31 output pin P32 The pin function depends on bit PCR32 in PCR3. PCR32 Pin function 0 P32 input pin 1 P32 output pin P31/UD/EXCL The pin function depends on bit EXCL in PMR2, bit UD in PMR3, and bit PCR31 in PCR3. EXCL UD PCR31 Pin function 0 0 1 0 1 * 1 * * EXCL input pin P31 input pin P31 output pin UD input pin P30/PWM The pin function depends on bit PWM in PMR3 and bit PCR30 in PCR3. PWM PCR30 Pin function 0 P30 input pin 0 1 P30 output pin 1 * PWM output pin *: Don't care Rev. 1.00 May 30, 2008 Page 176 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.3.4 Pin States Table 8.7 shows the port 3 pin states in each operating mode. Table 8.7 Pins P37/AEVL P36/AEVH P35/TXD31 P34/RXD31 P33/SCK31 P32* 3 Port 3 Pin States Reset Sleep Subsleep Retains previous state Standby Watch Subactive Functional Active Functional HighRetains impedance previous state HighRetains 1 impedance* previous state Pull-up MOS on Highimpedance P32* P31/UD/EXCL P30/PWM 2 Notes: 1. A high-level signal is output when the MOS pull-up is in the on state. 2. Applies to the mask ROM version. 3. Applies to the flash memory version. 8.3.5 MOS Input Pull-Up Port 3 has a built-in MOS input pull-up function that can be controlled by software. When a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset. PCR3n PUCR3n MOS input pull-up 0 0 Off 0 1 On 1 * Off (n = 7 to 0) *: Don't care Rev. 1.00 May 30, 2008 Page 177 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.4 8.4.1 Port 4 Overview Port 4 is a 3-bit I/O port and 1-bit input port, configured as shown in figure 8.3. P4 3 /IRQ0 Port 4 P4 2 /TXD32 P4 1 /RXD32 P4 0 /SCK32 Figure 8.3 Port 4 Pin Configuration 8.4.2 Register Configuration and Description Table 8.8 shows the port 4 register configuration. Table 8.8 Name Port data register 4 Port control register 4 Port 4 Registers Abbr. PDR4 PCR4 R/W R/W W Initial Value H'F8 H'F8 Address H'FFD7 H'FFE7 (1) Bit Port Data Register 4 (PDR4) 7 -- 1 -- 6 -- 1 -- 5 -- 1 -- 4 -- 1 -- 3 P43 1 R 2 P4 2 0 R/W 1 P4 1 0 R/W 0 P4 0 0 R/W Initial value Read/Write PDR4 is an 8-bit register that stores data for port 4 pins P42 to P40. If port 4 is read while PCR4 bits are set to 1, the values stored in PDR4 are read, regardless of the actual pin states. If port 4 is read while PCR4 bits are cleared to 0, the pin states are read. Upon reset, PDR4 is initialized to H'F8. Rev. 1.00 May 30, 2008 Page 178 of 484 REJ09B0436-0100 Section 8 I/O Ports (2) Bit Port Control Register 4 (PCR4) 7 -- 1 -- 6 -- 1 -- 5 -- 1 -- 4 -- 1 -- 3 -- 1 -- 2 PCR42 0 W 1 PCR4 1 0 W 0 PCR4 0 0 W Initial value Read/Write PCR4 is an 8-bit register for controlling whether each of port 4 pins P42 to P40 functions as an input pin or output pin. Setting a PCR4 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR4 and PDR4 settings are valid when the corresponding pins are designated for general-purpose input/output by SCR32. Upon reset, PCR4 is initialized to H'F8. PCR4 is a write-only register, which always reads all 1s. 8.4.3 Pin Functions Table 8.9 shows the port 4 pin functions. Table 8.9 Pin P43/IRQ0 Port 4 Pin Functions Pin Functions and Selection Method The pin function depends on bit IRQ0 in PMR3. IRQ0 Pin function 0 P43 input pin 1 IRQ0 input pin P42/TXD32 The pin function depends on bit TE32 in SCR32, bit SPC32 in SPCR, and bit PCR42 in PCR4. SPC32 TE32 PCR42 Pin function 0 P42 input pin 0 0 1 P42 output pin 1 1 * TXD32 output pin Rev. 1.00 May 30, 2008 Page 179 of 484 REJ09B0436-0100 Section 8 I/O Ports Pin P41/RXD32 Pin Functions and Selection Method The pin function depends on bit RE32 in SCR32 and bit PCR41 in PCR4. RE32 PCR41 Pin function 0 P41 input pin 0 1 P41 output pin 1 * RXD32 input pin P40/SCK32 The pin function depends on bits CKE321 and CKE320 in SCR32, bit COM32 in SMR32, and bit PCR40 in PCR4. CKE321 CKE320 COM32 PCR40 Pin function 0 0 1 0 1 * 0 1 * 1 * * * SCK32 input pin *: Don't care P40 input pin P40 output pin SCK32 output pin 8.4.4 Pin States Table 8.10 shows the port 4 pin states in each operating mode. Table 8.10 Port 4 Pin States Pins P43/IRQ0 P42/TXD32 P41/RXD32 P40/SCK32 Reset Sleep Subsleep Standby Watch Subactive Active HighRetains Retains impedance previous previous state state HighRetains Functional Functional impedance previous state Rev. 1.00 May 30, 2008 Page 180 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.5 8.5.1 Port 5 Overview Port 5 is an 8-bit I/O port, configured as shown in figure 8.4. P57/WKP7/SEG8 P56/WKP6/SEG7 P55/WKP5/SEG6 Port 5 P54/WKP4/SEG5 P53/WKP3/SEG4 P52/WKP2/SEG3 P51/WKP1/SEG2 P50/WKP0/SEG1 Figure 8.4 Port 5 Pin Configuration 8.5.2 Register Configuration and Description Table 8.11 shows the port 5 register configuration. Table 8.11 Port 5 Registers Name Port data register 5 Port control register 5 Port pull-up control register 5 Port mode register 5 Abbr. PDR5 PCR5 PUCR5 PMR5 R/W R/W W R/W R/W Initial Value H'00 H'00 H'00 H'00 Address H'FFD8 H'FFE8 H'FFE2 H'FFCC Rev. 1.00 May 30, 2008 Page 181 of 484 REJ09B0436-0100 Section 8 I/O Ports (1) Bit Port Data Register 5 (PDR5) 7 P5 7 0 R/W 6 P5 6 0 R/W 5 P55 0 R/W 4 P5 4 0 R/W 3 P53 0 R/W 2 P52 0 R/W 1 P51 0 R/W 0 P5 0 0 R/W Initial value Read/Write PDR5 is an 8-bit register that stores data for port 5 pins P57 to P50. If port 5 is read while PCR5 bits are set to 1, the values stored in PDR5 are read, regardless of the actual pin states. If port 5 is read while PCR5 bits are cleared to 0, the pin states are read. Upon reset, PDR5 is initialized to H'00. (2) Bit Initial value Read/Write Port Control Register 5 (PCR5) 7 PCR57 0 W 6 PCR56 0 W 5 PCR55 0 W 4 PCR54 0 W 3 PCR53 0 W 2 PCR52 0 W 1 PCR51 0 W 0 PCR50 0 W PCR5 is an 8-bit register for controlling whether each of the port 5 pins P57 to P50 functions as an input pin or output pin. Setting a PCR5 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR5 and PDR5 settings are valid when the corresponding pins are designated for general-purpose input/output by PMR5 and bits SGS3 to SGS0 in LPCR. Upon reset, PCR5 is initialized to H'00. PCR5 is a write-only register, which is always read as all 1s. (3) Bit Initial value Read/Write Port Pull-Up Control Register 5 (PUCR5) 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W 2 0 R/W 1 0 R/W 0 0 R/W PUCR57 PUCR56 PUCR55 PUCR54 PUCR53 PUCR52 PUCR51 PUCR50 Rev. 1.00 May 30, 2008 Page 182 of 484 REJ09B0436-0100 Section 8 I/O Ports PUCR5 controls whether the MOS pull-up of each of port 5 pins P57 to P50 is on or off. When a PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up. Upon reset, PUCR5 is initialized to H'00. (4) Bit Initial value Read/Write Port Mode Register 5 (PMR5) 7 WKP7 0 R/W 6 WKP6 0 R/W 5 WKP5 0 R/W 4 WKP4 0 R/W 3 WKP3 0 R/W 2 WKP2 0 R/W 1 WKP1 0 R/W 0 WKP0 0 R/W PMR5 is an 8-bit read/write register, controlling the selection of pin functions for port 5 pins. Upon reset, PMR5 is initialized to H'00. Bit n: P5n/WKPn/SEGn+1 pin function switch (WKPn) When pin P5n/WKPn/SEGn+1 is not used as SEGn+1, these bits select whether the pin is used as P5n or WKPn. Bit n WKPn 0 1 Description Functions as P5n I/O pin Functions as WKPn input pin (n = 7 to 0) Note: For use as SEGn+1, see section 13.2.1, LCD Port Control Register (LPCR). (initial value) Rev. 1.00 May 30, 2008 Page 183 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.5.3 Pin Functions Table 8.12 shows the port 5 pin functions. Table 8.12 Port 5 Pin Functions Pin Pin Functions and Selection Method P57/WKP7/SEG8 The pin function depends on bit WKPn in PMR5, bit PCR5n in PCR5, and bits to SGS3 to SGS0 in LPCR. P50/WKP0/SEG1 (n = 7 to 0) SGS3 to SGS0 WKPn PCR5n Pin function 0 0 1 0*** 1 * WKPn input pin 1*** * * SEGn+1 output pin *: Don't care P5n input pin P5n output pin 8.5.4 Pin States Table 8.13 shows the port 5 pin states in each operating mode. Table 8.13 Port 5 Pin States Pins P57/WKP7/ SEG8 to P50/ WKP0/SEG1 Note: * Reset Sleep Subsleep Standby Watch Subactive Active HighRetains Retains impedance previous previous state state HighRetains Functional Functional impedance* previous state A high-level signal is output when the MOS pull-up is in the on state. Rev. 1.00 May 30, 2008 Page 184 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.5.5 MOS Input Pull-Up Port 5 has a built-in MOS input pull-up function that can be controlled by software. When a PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset. PCR5n PUCR5n MOS input pull-up 0 0 Off 0 1 On 1 * Off (n = 7 to 0) *: Don't care 8.6 8.6.1 Port 6 Overview Port 6 is an 8-bit I/O port. The port 6 pin configuration is shown in figure 8.5. P67/SEG16 P66/SEG15 P65/SEG14 Port 6 P64/SEG13 P63/SEG12 P62/SEG11 P61/SEG10 P60/SEG9 Figure 8.5 Port 6 Pin Configuration Rev. 1.00 May 30, 2008 Page 185 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.6.2 Register Configuration and Description Table 8.14 shows the port 6 register configuration. Table 8.14 Port 6 Registers Name Port data register 6 Port control register 6 Port pull-up control register 6 Abbr. PDR6 PCR6 PUCR6 R/W R/W W R/W Initial Value H'00 H'00 H'00 Address H'FFD9 H'FFE9 H'FFE3 (1) Bit Port Data Register 6 (PDR6) 7 P6 7 0 R/W 6 P66 0 R/W 5 P65 0 R/W 4 P64 0 R/W 3 P6 3 0 R/W 2 P62 0 R/W 1 P61 0 R/W 0 P6 0 0 R/W Initial value Read/Write PDR6 is an 8-bit register that stores data for port 6 pins P67 to P60. If port 6 is read while PCR6 bits are set to 1, the values stored in PDR6 are read, regardless of the actual pin states. If port 6 is read while PCR6 bits are cleared to 0, the pin states are read. Upon reset, PDR6 is initialized to H'00. (2) Bit Initial value Read/Write Port Control Register 6 (PCR6) 7 PCR67 0 W 6 PCR66 0 W 5 PCR65 0 W 4 PCR64 0 W 3 PCR63 0 W 2 PCR62 0 W 1 PCR61 0 W 0 PCR60 0 W PCR6 is an 8-bit register for controlling whether each of the port 6 pins P67 to P60 functions as an input pin or output pin. Setting a PCR6 bit to 1 makes the corresponding pin (P67 to P60) an output pin, while clearing the bit to 0 makes the pin an input pin. PCR6 and PDR6 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR. Rev. 1.00 May 30, 2008 Page 186 of 484 REJ09B0436-0100 Section 8 I/O Ports Upon reset, PCR6 is initialized to H'00. PCR6 is a write-only register, which always reads all 1s. (3) Bit Initial value Read/Write Port Pull-Up Control Register 6 (PUCR6) 7 0 R/W 6 0 R/W 5 0 R/W 4 0 R/W 3 0 R/W 2 0 R/W 1 0 R/W 0 0 R/W PUCR67 PUCR66 PUCR6 5 PUCR64 PUCR6 3 PUCR6 2 PUCR61 PUCR60 PUCR6 controls whether the MOS pull-up of each of the port 6 pins P67 to P60 is on or off. When a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS pull-up for the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up. Upon reset, PUCR6 is initialized to H'00. 8.6.3 Pin Functions Table 8.15 shows the port 6 pin functions. Table 8.15 Port 6 Pin Functions Pin P67/SEG16 to P60/SEG9 Pin Functions and Selection Method The pin function depends on bit PCR6n in PCR6 and bits SGS3 to SGS0 in LPCR. (n = 7 to 0) SGS3 to SGS0 PCR6n Pin function 0 P6n input pin 00**, 010* 1 P6n output pin 011**, 1*** * SEGn+9 output pin *: Don't care Rev. 1.00 May 30, 2008 Page 187 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.6.4 Pin States Table 8.16 shows the port 6 pin states in each operating mode. Table 8.16 Port 6 Pin States Pin P67/SEG16 to P60/SEG9 Note: * Reset Sleep Subsleep Standby Watch Subactive Active HighRetains Retains impedance previous previous state state HighRetains Functional Functional impedance* previous state A high-level signal is output when the MOS pull-up is in the on state. 8.6.5 MOS Input Pull-Up Port 6 has a built-in MOS pull-up function that can be controlled by software. When a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS pull-up for that pin. The MOS pull-up function is in the off state after a reset. PCR6n PUCR6n MOS input pull-up 0 0 Off 0 1 On 1 * Off (n = 7 to 0) *: Don't care Rev. 1.00 May 30, 2008 Page 188 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.7 8.7.1 Port 7 Overview Port 7 is a 8-bit I/O port, configured as shown in figure 8.6. P77/SEG24 P76/SEG23 P75/SEG22 Port 7 P74/SEG21 P73/SEG20 P72/SEG19 P71/SEG18 P70/SEG17 Figure 8.6 Port 7 Pin Configuration 8.7.2 Register Configuration and Description Table 8.17 shows the port 7 register configuration. Table 8.17 Port 7 Registers Name Port data register 7 Port control register 7 Abbr. PDR7 PCR7 R/W R/W W Initial Value H'00 H'00 Address H'FFDA H'FFEA Rev. 1.00 May 30, 2008 Page 189 of 484 REJ09B0436-0100 Section 8 I/O Ports (1) Bit Port Data Register 7 (PDR7) 7 P7 7 0 R/W 6 P7 6 0 R/W 5 P75 0 R/W 4 P7 4 0 R/W 3 P73 0 R/W 2 P72 0 R/W 1 P71 0 R/W 0 P70 0 R/W Initial value Read/Write PDR7 is an 8-bit register that stores data for port 7 pins P77 to P70. If port 7 is read while PCR7 bits are set to 1, the values stored in PDR7 are read, regardless of the actual pin states. If port 7 is read while PCR7 bits are cleared to 0, the pin states are read. Upon reset, PDR7 is initialized to H'00. (2) Bit Initial value Read/Write Port Control Register 7 (PCR7) 7 PCR77 0 W 6 PCR76 0 W 5 PCR75 0 W 4 PCR74 0 W 3 PCR73 0 W 2 PCR72 0 W 1 PCR71 0 W 0 PCR70 0 W PCR7 is an 8-bit register for controlling whether each of the port 7 pins P77 to P70 functions as an input pin or output pin. Setting a PCR7 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR7 and PDR7 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR. Upon reset, PCR7 is initialized to H'00. PCR7 is a write-only register, which always reads as all 1s. Rev. 1.00 May 30, 2008 Page 190 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.7.3 Pin Functions Table 8.18 shows the port 7 pin functions. Table 8.18 Port 7 Pin Functions Pin P77/SEG24 to P70/SEG17 Pin Functions and Selection Method The pin function depends on bit PCR7n in PCR7 and bits SGS3 to SGS0 in LPCR. (n = 7 to 0) SGS3 to SGS0 PCR7n Pin function 0 P7n input pin 00** 1 P7n output pin 01**, 1*** * SEGn+17 output pin *: Don't care 8.7.4 Pin States Table 8.19 shows the port 7 pin states in each operating mode. Table 8.19 Port 7 Pin States Pins P77/SEG24 to P70/SEG17 Reset Sleep Subsleep Standby Watch Subactive Active HighRetains Retains impedance previous previous state state HighRetains Functional Functional impedance previous state Rev. 1.00 May 30, 2008 Page 191 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.8 8.8.1 Port 8 Overview Port 8 is an 8-bit I/O port configured as shown in figure 8.7. P87/SEG32 P86/SEG31 P85/SEG30 Port 8 P84/SEG29 P83/SEG28 P82/SEG27 P81/SEG26 P80/SEG25 Figure 8.7 Port 8 Pin Configuration 8.8.2 Register Configuration and Description Table 8.20 shows the port 8 register configuration. Table 8.20 Port 8 Registers Name Port data register 8 Port control register 8 Abbr. PDR8 PCR8 R/W R/W W Initial Value H'00 H'00 Address H'FFDB H'FFEB Rev. 1.00 May 30, 2008 Page 192 of 484 REJ09B0436-0100 Section 8 I/O Ports (1) Bit Port Data Register 8 (PDR8) 7 P8 7 0 R/W 6 P8 6 0 R/W 5 P85 0 R/W 4 P8 4 0 R/W 3 P83 0 R/W 2 P82 0 R/W 1 P81 0 R/W 0 P8 0 0 R/W Initial value Read/Write PDR8 is an 8-bit register that stores data for port 8 pins P87 to P80. If port 8 is read while PCR8 bits are set to 1, the values stored in PDR8 are read, regardless of the actual pin states. If port 8 is read while PCR8 bits are cleared to 0, the pin states are read. Upon reset, PDR8 is initialized to H'00. (2) Bit Initial value Read/Write Port Control Register 8 (PCR8) 7 PCR87 0 W 6 PCR86 0 W 5 PCR85 0 W 4 PCR84 0 W 3 PCR83 0 W 2 PCR82 0 W 1 PCR81 0 W 0 PCR80 0 W PCR8 is an 8-bit register for controlling whether each of the port 8 pins P87 to P80 functions as an input or output pin. Setting a PCR8 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR8 and PDR8 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR. Upon reset, PCR8 is initialized to H'00. PCR8 is a write-only register, which is always read as all 1s. Rev. 1.00 May 30, 2008 Page 193 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.8.3 Pin Functions Table 8.21 shows the port 8 pin functions. Table 8.21 Port 8 Pin Functions Pin P87/SEG32 Pin Functions and Selection Method The pin function depends on bit PCR87 in PCR8 and bits SGS3 to SGS0 in LPCR. SGS3 to SGS0 000* 001*, 01**, 1*** PCR87 0 1 * Pin function P87 input pin P87 output pin SEG32 output pin The pin function depends on bit PCR86 in PCR8 and bits SGS3 to SGS0 in LPCR. SGS3 to SGS0 000* 001*, 01**, 1*** PCR86 0 1 * Pin function P86 input pin P86 output pin SEG31 output pin The pin function depends on bit PCR85 in PCR8 and bits SGS3 to SGS0 in LPCR. SGS3 to SGS0 000* 001*, 01**, 1*** PCR85 Pin function P84/SEG29 0 P85 input pin 1 P85 output pin * SEG30 output pin P86/SEG31 P85/SEG30 The pin function depends on bit PCR84 in PCR8 and bits SGS3 to SGS0 in LPCR. SGS3 to SGS0 000* 001*, 01**, 1*** PCR84 0 1 * Pin function P84 input pin P84 output pin SEG29 output pin The pin function depends on bit PCR8n in PCR8 and bits SGS3 to SGS0 in LPCR. (n = 3 to 0) SGS3 to SGS0 000* 001*, 01**, 1*** PCR8n 0 1 * Pin function P8n input pin P8n output pin SEGn+25 output pin *: Don't care P83/SEG28 to P80/SEG25 Rev. 1.00 May 30, 2008 Page 194 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.8.4 Pin States Table 8.22 shows the port 8 pin states in each operating mode. Table 8.22 Port 8 Pin States Pins P87/SEG32 P86/SEG31 P85/SEG30 P84/SEG29 P83/SEG28 to P80/SEG25 Reset Sleep Subsleep Standby Watch Subactive Active HighRetains Retains impedance previous previous state state HighRetains Functional Functional impedance previous state 8.9 8.9.1 Port A Overview Port A is a 4-bit I/O port, configured as shown in figure 8.8. PA3/COM4 Port A PA2/COM3 PA1/COM2 PA0/COM1 Figure 8.8 Port A Pin Configuration Rev. 1.00 May 30, 2008 Page 195 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.9.2 Register Configuration and Description Table 8.23 shows the port A register configuration. Table 8.23 Port A Registers Name Port data register A Port control register A Abbr. PDRA PCRA R/W R/W W Initial Value H'F0 H'F0 Address H'FFDD H'FFED (1) Bit Port Data Register A (PDRA) 7 -- 1 -- 6 -- 1 -- 5 -- 1 -- 4 -- 1 -- 3 PA 3 0 R/W 2 PA 2 0 R/W 1 PA 1 0 R/W 0 PA 0 0 R/W Initial value Read/Write PDRA is an 8-bit register that stores data for port A pins PA3 to PA0. If port A is read while PCRA bits are set to 1, the values stored in PDRA are read, regardless of the actual pin states. If port A is read while PCRA bits are cleared to 0, the pin states are read. Upon reset, PDRA is initialized to H'F0. (2) Bit Initial value Read/Write Port Control Register A (PCRA) 7 -- 1 -- 6 -- 1 -- 5 -- 1 -- 4 -- 1 -- 3 PCRA 3 0 R/W 2 PCRA 2 0 R/W 1 PCRA 1 0 R/W 0 PCRA 0 0 R/W PCRA controls whether each of port A pins PA3 to PA0 functions as an input pin or output pin. Setting a PCRA bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCRA and PDRA settings are valid when the corresponding pins are designated for general-purpose input/output by LPCR. Upon reset, PCRA is initialized to H'F0. PCRA is a write-only register, which always reads all 1s. Rev. 1.00 May 30, 2008 Page 196 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.9.3 Pin Functions Table 8.24 shows the port A pin functions. Table 8.24 Port A Pin Functions Pin PA3/COM4 Pin Functions and Selection Method The pin function depends on bit PCRA3 in PCRA and bits SGS3 to SGS0. SGS3 to SGS0 PCRA3 Pin function PA2/COM3 0000 0 PA3 input pin 0000 1 PA3 output pin Not 0000 * COM4 output pin The pin function depends on bit PCRA2 in PCRA and bits SGS3 to SGS0. SGS3 to SGS0 PCRA2 Pin function 0000 0 PA2 input pin 0000 1 PA2 output pin Not 0000 * COM3 output pin PA1/COM2 The pin function depends on bit PCRA1 in PCRA and bits SGS3 to SGS0. SGS3 to SGS0 PCRA1 Pin function 0000 0 PA1 input pin 0000 1 PA1 output pin Not 0000 * COM2 output pin PA0/COM1 The pin function depends on bit PCRA0 in PCRA and bits SGS3 to SGS0. SGS3 to SGS0 PCRA0 Pin function 0 PA0 input pin 0000 1 PA0 output pin Not 0000 * COM1 output pin *: Don't care Rev. 1.00 May 30, 2008 Page 197 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.9.4 Pin States Table 8.25 shows the port A pin states in each operating mode. Table 8.25 Port A Pin States Pins PA3/COM4 PA2/COM3 PA1/COM2 PA0/COM1 Reset Sleep Subsleep Standby Watch Subactive Active HighRetains Retains impedance previous previous state state HighRetains Functional Functional impedance previous state 8.10 8.10.1 Port B Overview Port B is an 8-bit input-only port, configured as shown in figure 8.9. PB7/AN7 PB6/AN6 PB5/AN5 Port B PB4/AN4 PB3/AN3 PB2/AN2 PB1/AN1 PB0/AN0 Figure 8.9 Port B Pin Configuration Rev. 1.00 May 30, 2008 Page 198 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.10.2 Register Configuration and Description Table 8.26 shows the port B register configuration. Table 8.26 Port B Register Name Port data register B Abbr. PDRB R/W R Initial Value Undefined Address H'FFDE Port Data Register B (PDRB) Bit 7 PB 7 Read/Write R 6 PB6 R 5 PB5 R 4 PB 4 R 3 PB3 R 2 PB2 R 1 PB1 R 0 PB 0 R Reading PDRB always gives the pin states. However, if a port B pin is selected as an analog input channel for the A/D converter by AMR bits CH3 to CH0, that pin reads 0 regardless of the input voltage. Rev. 1.00 May 30, 2008 Page 199 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.11 8.11.1 Input/Output Data Inversion Function Overview With input pins WKP0 to WKP7, RXD31, and RXD32, and output pins TXD31 and TXD32, the data can be handled in inverted form. SCINV0 SCINV2 P34/RXD31 P41/RXD32 SCINV1 SCINV3 P35/TXD31 P42/TXD32 TXD31 TXD32 RXD31 RXD32 Figure 8.10 Input/Output Data Inversion Function 8.11.2 Register Configuration and Descriptions Table 8.27 shows the registers used by the input/output data inversion function. Table 8.27 Register Configuration Name Serial port control register Abbr. SPCR R/W R/W Initial Value H'C0 Address H'FF91 Rev. 1.00 May 30, 2008 Page 200 of 484 REJ09B0436-0100 Section 8 I/O Ports Serial Port Control Register (SPCR) Bit Initial value Read/Write 7 -- 1 -- 6 -- 1 -- 5 SPC32 0 R/W 4 SPC31 0 R/W 3 0 R/W 2 0 R/W 1 0 R/W 0 0 R/W SCINV3 SCINV2 SCINV1 SCINV0 SPCR is an 8-bit readable/writable register that performs RXD31, RXD32, TXD31, and TXD32 pin input/output data inversion switching. SPCR is initialized to H'C0 by a reset. Bits 7 and 6: Reserved bits Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified. Bit 5: P42/TXD32 pin function switch (SPC32) This bit selects whether pin P42/TXD32 is used as P42 or as TXD32. Bit 5 SPC32 0 1 Note: * Description Functions as P42 I/O pin Functions as TXD32 output pin* Set the TE bit in SCR3 after setting this bit to 1. (initial value) Bit 4: P35/TXD31 pin function switch (SPC31) This bit selects whether pin P35/TXD31 is used as P35 or as TXD31. Bit 4 SPC31 0 1 Note: * Description Functions as P35 I/O pin Functions as TXD31 output pin* Set the TE bit in SCR3 after setting this bit to 1. (initial value) Rev. 1.00 May 30, 2008 Page 201 of 484 REJ09B0436-0100 Section 8 I/O Ports Bit 3: TXD32 pin output data inversion switch Bit 3 specifies whether or not TXD32 pin output data is to be inverted. Bit 3 SCINV3 0 1 Description TXD32 output data is not inverted TXD32 output data is inverted (initial value) Bit 2: RXD32 pin input data inversion switch Bit 2 specifies whether or not RXD32 pin input data is to be inverted. Bit 2 SCINV2 0 1 Description RXD32 input data is not inverted RXD32 input data is inverted (initial value) Bit 1: TXD31 pin output data inversion switch Bit 1 specifies whether or not TXD31 pin output data is to be inverted. Bit 1 SCINV1 0 1 Description TXD31 output data is not inverted TXD31 output data is inverted (initial value) Bit 0: RXD31 pin input data inversion switch Bit 0 specifies whether or not RXD31 pin input data is to be inverted. Bit 0 SCINV0 0 1 Description RXD31 input data is not inverted RXD31 input data is inverted (initial value) Rev. 1.00 May 30, 2008 Page 202 of 484 REJ09B0436-0100 Section 8 I/O Ports 8.11.3 Note on Modification of Serial Port Control Register When a serial port control register is modified, the data being input or output up to that point is inverted immediately after the modification, and an invalid data change is input or output. When modifying a serial port control register, do so in a state in which data changes are invalidated. 8.12 8.12.1 Application Note The Management of the Un-Use Terminal If an I/O pin not used by the user system is floating, pull it up or down. * If an unused pin is an input pin, handle it in one of the following ways: Pull it up to VCC with an on-chip pull-up MOS. Pull it up to VCC with an external resistor of approximately 100 k. Pull it down to VSS with an external resistor of approximately 100 k. For a pin also used by the A/D converter, pull it up to AVCC. * If an unused pin is an output pin, handle it in one of the following ways: Set the output of the unused pin to high and pull it up to VCC with an external resistor of approximately 100 k. Set the output of the unused pin to low and pull it down to VSS with an external resistor of approximately 100 k. Rev. 1.00 May 30, 2008 Page 203 of 484 REJ09B0436-0100 Section 8 I/O Ports Rev. 1.00 May 30, 2008 Page 204 of 484 REJ09B0436-0100 Section 9 Timers Section 9 Timers 9.1 Overview This LSI provides six timers: timers A, C, F, G, and a watchdog timer, and an asynchronous event counter. The functions of these timers are outlined in table 9.1. Table 9.1 Name Timer A Timer Functions Functions * 8-bit interval timer * Interval function * Time base * Clock output Internal Clock /8 to /8192 (8 choices) W/128 (choice of 4 overflow periods) /4 to /32 W, W/4 to W/32 (9 choices) /4 to /8192, W/4 (7 choices) -- TMOW Event Input Pin -- Waveform Output Pin Remarks -- Timer C * 8-bit timer * Interval function * Event counting function * Up-count/downcount selectable TMIC -- Up-count/downcount controllable by software or hardware Timer F 16-bit timer Event counting function Also usable as two independent 8bit timers Output compare output function /4 to /32, W/4 (4 choices) TMIF TMOFL TMOFH Timer G * 8-bit timer * Input capture function * Interval function /2 to /64, W/4 (4 choices) TMIG -- * Counter clearing option * Built-in capture input signal noise canceler Rev. 1.00 May 30, 2008 Page 205 of 484 REJ09B0436-0100 Section 9 Timers Name Functions Internal Clock Event Input Pin -- Waveform Output Pin Remarks -- Watchdog * Reset signal /8192 timer generated when8-bit W /32 counter overflows Asynchro- * 16-bit counter nous * Also usable as two event independent 8-bit counter counters * Counts events asynchronous to and w -- AEVL AEVH -- Rev. 1.00 May 30, 2008 Page 206 of 484 REJ09B0436-0100 Section 9 Timers 9.2 9.2.1 Timer A Overview Timer A is an 8-bit timer with interval timing and real-time clock time-base functions. The clock time-base function is available when a 32.768-kHz crystal oscillator is connected. A clock signal divided from 32.768 kHz, from 38.4 kHz (if a 38.4 kHz crystal oscillator is connected), or from the system clock, can be output at the TMOW pin. (1) Features Features of timer A are given below. * Choice of eight internal clock sources (/8192, /4096, /2048, /512, /256, /128, /32, /8). * Choice of four overflow periods (1 s, 0.5 s, 0.25 s, 31.25 ms) when timer A is used as a clock time base (using a 32.768 kHz crystal oscillator). * An interrupt is requested when the counter overflows. * Any of nine clock signals can be output at the TMOW pin: 32.768 kHz divided by 32, 16, 8, or 4 (1 kHz, 2 kHz, 4 kHz, 8 kHz, 32,768 kHz) or 38.4 kHz divided by 32, 16, 8, or 4 (1.2 kHz, 2.4 kHz, 4.8 kHz, 9.6 kHz, 38.4 kHz), and the system clock divided by 32, 16, 8, or 4. * Use of module standby mode enables this module to be placed in standby mode independently when not used. Rev. 1.00 May 30, 2008 Page 207 of 484 REJ09B0436-0100 Section 9 Timers (2) Block Diagram Figure 9.1 shows a block diagram of timer A. W CWORS 1/4 W/4 PSW TMA W/32 W/16 W/8 W/4 TMOW /32 /16 /8 /4 W/128 TCA /8192, /4096, /2048, /512, /256, /128, /32, /8 /128* /256* /64* /8* PSS IRRTA Legend: TMA: TCA: IRRTA: PSW: PSS: CWOSR: Timer mode register A Timer counter A Timer A overflow interrupt request flag Prescaler W Prescaler S Subclock output select register Note: * Can be selected only when the prescaler W output (W/128) is used as the TCA input clock. Figure 9.1 Block Diagram of Timer A (3) Pin Configuration Table 9.2 shows the timer A pin configuration. Table 9.2 Name Clock output Pin Configuration Abbr. TMOW I/O Output Function Output of waveform generated by timer A output circuit Rev. 1.00 May 30, 2008 Page 208 of 484 REJ09B0436-0100 Internal data bus Section 9 Timers (4) Register Configuration Table 9.3 shows the register configuration of timer A. Table 9.3 Name Timer mode register A Timer counter A Clock stop register 1 Subclock output select register Timer A Registers Abbr. TMA TCA CKSTPR1 CWOSR R/W R/W R R/W R/W Initial Value H'10 H'00 H'FF H'FE Address H'FFB0 H'FFB1 H'FFFA H'FF92 9.2.2 (1) Bit Register Descriptions Timer Mode Register A (TMA) 7 TMA7 0 R/W 6 TMA6 0 R/W 5 TMA5 0 R/W 4 -- 1 -- 3 TMA3 0 R/W 2 TMA2 0 R/W 1 TMA1 0 R/W 0 TMA0 0 R/W Initial value Read/Write TMA is an 8-bit read/write register for selecting the prescaler, input clock, and output clock. Upon reset, TMA is initialized to H'10. Rev. 1.00 May 30, 2008 Page 209 of 484 REJ09B0436-0100 Section 9 Timers Bits 7 to 5: Clock output select (TMA7 to TMA5) Bits 7 to 5 choose which of eight clock signals is output at the TMOW pin. The system clock divided by 32, 16, 8, or 4 can be output in active mode and sleep mode. A 32.768 kHz or 38.4 kHz signal divided by 32, 16, 8, or 4 can be output in active mode, sleep mode, and subactive mode. w is output in all modes except the reset state. CWOSR CWOS 0 Bit 7 TMA7 0 TMA Bit 6 TMA6 0 Bit 5 TMA5 0 1 1 0 1 1 0 0 1 1 0 1 1 * * * Clock Output /32 /16 /8 /4 w/32 w/16 w/8 w/4 w *: Don't care (initial value) Bit 4: Reserved bit Bit 4 is reserved; it is always read as 1, and cannot be modified. Rev. 1.00 May 30, 2008 Page 210 of 484 REJ09B0436-0100 Section 9 Timers Bits 3 to 0: Internal clock select (TMA3 to TMA0) Bits 3 to 0 select the clock input to TCA. The selection is made as follows. Description Bit 3 TMA3 0 Bit 2 TMA2 0 Bit 1 TMA1 0 Bit 0 TMA0 0 1 1 0 1 1 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 1 1 0 1 Prescaler and Divider Ratio or Overflow Period PSS, /8192 PSS, /4096 PSS, /2048 PSS, /512 PSS, /256 PSS, /128 PSS, /32 PSS, /8 PSW, 1 s PSW, 0.5 s PSW, 0.25 s PSW, 0.03125 s PSW and TCA are reset Clock time base (when using 32.768 kHz) Function (initial value) Interval timer (2) Bit Timer Counter A (TCA) 7 TCA7 0 R 6 TCA6 0 R 5 TCA5 0 R 4 TCA4 0 R 3 TCA3 0 R 2 TCA2 0 R 1 TCA1 0 R 0 TCA0 0 R Initial value Read/Write TCA is an 8-bit read-only up-counter, which is incremented by internal clock input. The clock source for input to this counter is selected by bits TMA3 to TMA0 in timer mode register A (TMA). TCA values can be read by the CPU in active mode, but cannot be read in subactive mode. When TCA overflows, the IRRTA bit in interrupt request register 1 (IRR1) is set to 1. Rev. 1.00 May 30, 2008 Page 211 of 484 REJ09B0436-0100 Section 9 Timers TCA is cleared by setting bits TMA3 and TMA2 of TMA to 11. Upon reset, TCA is initialized to H'00. (3) Bit Clock Stop Register 1 (CKSTPR1) 7 -- 6 5 4 3 2 1 0 S31CKSTP S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP Initial value Read/Write 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer A is described here. For details of the other bits, see the sections on the relevant modules. Bit 0: Timer A module standby mode control (TACKSTP) Bit 0 controls setting and clearing of module standby mode for timer A. TACKSTP 0 1 Description Timer A is set to module standby mode Timer A module standby mode is cleared (initial value) (4) Bit Subclock Output Select Register (CWOSR) 7 -- 6 -- 5 -- 4 -- 3 -- 2 -- 1 -- 0 CWOS 0 R/W Initial value Read/Write 1 R 1 R 1 R 1 R 1 R 1 R 1 R CWOSR is an 8-bit read/write register that selects the clock to be output from the TMOW pin. CWOSR is initialized to H'FE by a reset. Bits 7 to 1: Reserved bits Bits 7 to 1 are reserved; they are always read as 1 and cannot be modified. Rev. 1.00 May 30, 2008 Page 212 of 484 REJ09B0436-0100 Section 9 Timers Bit 0: TMOW pin clock select (CWOS) Bit 0 selects the clock to be output from the TMOW pin. Bit 0 CWOS 0 1 Description Clock output from timer A is output (see TMA) w is output (initial value) 9.2.3 (1) Timer Operation Interval Timer Operation When bit TMA3 in timer mode register A (TMA) is cleared to 0, timer A functions as an 8-bit interval timer. Upon reset, TCA is cleared to H'00 and bit TMA3 is cleared to 0, so up-counting and interval timing resume immediately. The clock input to timer A is selected by bits TMA2 to TMA0 in TMA; any of eight internal clock signals output by prescaler S can be selected. After the count value in TCA reaches H'FF, the next clock signal input causes timer A to overflow, setting bit IRRTA to 1 in interrupt request register 1 (IRR1). If IENTA = 1 in interrupt enable register 1 (IENR1), a CPU interrupt is requested.* At overflow, TCA returns to H'00 and starts counting up again. In this mode timer A functions as an interval timer that generates an overflow output at intervals of 256 input clock pulses. Note: * For details on interrupts, see section 3.3, Interrupts. (2) Real-Time Clock Time Base Operation When bit TMA3 in TMA is set to 1, timer A functions as a real-time clock time base by counting clock signals output by prescaler W. The overflow period of timer A is set by bits TMA1 and TMA0 in TMA. A choice of four periods is available. In time base operation (TMA3 = 1), setting bit TMA2 to 1 clears both TCA and prescaler W to their initial values of H'00. Rev. 1.00 May 30, 2008 Page 213 of 484 REJ09B0436-0100 Section 9 Timers (3) Clock Output Setting bit TMOW in port mode register 1 (PMR1) to 1 causes a clock signal to be output at pin TMOW. Nine different clock output signals can be selected by means of bits TMA7 to TMA5 in TMA and bit CWOS in CWOSR. The system clock divided by 32, 16, 8, or 4 can be output in active mode and sleep mode. A 32.768 kHz or 38.4 kHz signal divided by 32, 16, 8, or 4 can be output in active mode, sleep mode, watch mode, subactive mode, and subsleep mode. The 32.768 kHz or 38.4 kHz clock is output in all modes except the reset state. 9.2.4 Timer A Operation States Table 9.4 summarizes the timer A operation states. Table 9.4 Timer A Operation States Reset Active Reset Sleep Watch Subactive Halted Subsleep Halted Standby Halted Module Standby Halted Halted Retained Operation Mode TCA Interval Functions Functions Halted Clock time base Reset TMA CWOSR Reset Functions Functions Functions Functions Functions Halted Functions Retained Retained Functions Retained Retained Note: When the real-time clock time base function is selected as the internal clock of TCA in active mode or sleep mode, the internal clock is not synchronous with the system clock, so it is synchronized by a synchronizing circuit. This may result in a maximum error of 1/ (s) in the count cycle. 9.2.5 Application Note When bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) is cleared to 0, bit 3 (TMA3) of the timer mode register A (TMA) cannot be rewritten. Set bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) to 1 before rewriting bit 3 (TMA3) of the timer mode register A (TMA). Rev. 1.00 May 30, 2008 Page 214 of 484 REJ09B0436-0100 Section 9 Timers 9.3 9.3.1 Timer C Overview Timer C is an 8-bit timer that increments each time a clock pulse is input. This timer has two operation modes, interval and auto reload. (1) Features Features of timer C are given below. * Choice of seven internal clock sources (/8192, /2048, /512, /64, /16, /4, w/4) or an external clock (can be used to count external events). * An interrupt is requested when the counter overflows. * Up/down-counter switching is possible by hardware or software. * Subactive mode and subsleep mode operation is possible when w/4 is selected as the internal clock, or when an external clock is selected. * Use of module standby mode enables this module to be placed in standby mode independently when not used. Rev. 1.00 May 30, 2008 Page 215 of 484 REJ09B0436-0100 Section 9 Timers (2) Block Diagram Figure 9.2 shows a block diagram of timer C. TMC UD TMIC W/4 TCC PSS TLC IRRTC Legend: TMC: Timer mode register C TCC: Timer counter C Timer load register C TLC: IRRTC: Timer C overflow interrupt request flag PSS: Prescaler S Figure 9.2 Block Diagram of Timer C (3) Pin Configuration Table 9.5 shows the timer C pin configuration. Table 9.5 Name Timer C event input Timer C up/down-count selection Pin Configuration Abbr. TMIC UD I/O Input Input Function Input pin for event input to TCC Timer C up/down select Rev. 1.00 May 30, 2008 Page 216 of 484 REJ09B0436-0100 Internal data bus Section 9 Timers (4) Register Configuration Table 9.6 shows the register configuration of timer C. Table 9.6 Name Timer mode register C Timer counter C Timer load register C Clock stop register 1 Timer C Registers Abbr. TMC TCC TLC CKSTPR1 R/W R/W R W R/W Initial Value H'18 H'00 H'00 H'FF Address H'FFB4 H'FFB5 H'FFB5 H'FFFA 9.3.2 (1) Bit Register Descriptions Timer Mode Register C (TMC) 7 TMC7 0 R/W 6 TMC6 0 R/W 5 TMC5 0 R/W 4 -- 1 -- 3 -- 1 -- 2 TMC2 0 R/W 1 TMC1 0 R/W 0 TMC0 0 R/W Initial value Read/Write TMC is an 8-bit read/write register for selecting the auto-reload function and input clock, and performing up/down-counter control. Upon reset, TMC is initialized to H'18. Bit 7: Auto-reload function select (TMC7) Bit 7 selects whether timer C is used as an interval timer or auto-reload timer. Bit 7 TMC7 0 1 Description Interval timer function selected Auto-reload function selected (initial value) Rev. 1.00 May 30, 2008 Page 217 of 484 REJ09B0436-0100 Section 9 Timers Bits 6 and 5: Counter up/down control (TMC6, TMC5) Selects whether TCC up/down control is performed by hardware using UD pin input, or whether TCC functions as an up-counter or a down-counter. Bit 6 TMC6 0 0 1 Bit 5 TMC5 0 1 * Description TCC is an up-counter TCC is a down-counter Hardware control by UD pin input UD pin input high: Down-counter UD pin input low: Up-counter *: Don't care (initial value) Bits 4 and 3: Reserved bits Bits 4 and 3 are reserved; they are always read as 1 and cannot be modified. Bits 2 to 0: Clock select (TMC2 to TMC0) Bits 2 to 0 select the clock input to TCC. For external event counting, either the rising or falling edge can be selected. Bit 2 TMC2 0 0 0 0 1 1 1 1 Note: * Bit 1 TMC1 0 0 1 1 0 0 1 1 Bit 0 TMC0 0 1 0 1 0 1 0 1 Description Internal clock: /8192 Internal clock: /2048 Internal clock: /512 Internal clock: /64 Internal clock: /16 Internal clock: /4 Internal clock: w/4 External event (TMIC): rising or falling edge* (initial value) The edge of the external event signal is selected by bit IEG1 in the IRQ edge select register (IEGR). See (1) IRQ Edge Select Register (IEGR) in 3.3.2, Interrupt Control Registers, for details. IRQ1 must be set to 1 in port mode register 1 (PMR1) before setting 111 in bits TMC2 to TMC0. Rev. 1.00 May 30, 2008 Page 218 of 484 REJ09B0436-0100 Section 9 Timers (2) Bit Timer Counter C (TCC) 7 TCC7 0 R 6 TCC6 0 R 5 TCC5 0 R 4 TCC4 0 R 3 TCC3 0 R 2 TCC2 0 R 1 TCC1 0 R 0 TCC0 0 R Initial value Read/Write TCC is an 8-bit read-only up-counter, which is incremented by internal clock or external event input. The clock source for input to this counter is selected by bits TMC2 to TMC0 in timer mode register C (TMC). TCC values can be read by the CPU at any time. When TCC overflows from H'FF to H'00 or to the value set in TLC, or underflows from H'00 to H'FF or to the value set in TLC, the IRRTC bit in IRR2 is set to 1. TCC is allocated to the same address as TLC. Upon reset, TCC is initialized to H'00. (3) Bit Initial value Read/Write Timer Load Register C (TLC) 7 TLC7 0 W 6 TLC6 0 W 5 TLC5 0 W 4 TLC4 0 W 3 TLC3 0 W 2 TLC2 0 W 1 TLC1 0 W 0 TLC0 0 W TLC is an 8-bit write-only register for setting the reload value of timer counter C (TCC). When a reload value is set in TLC, the same value is loaded into timer counter C as well, and TCC starts counting up from that value. When TCC overflows or underflows during operation in autoreload mode, the TLC value is loaded into TCC. Accordingly, overflow/underflow periods can be set within the range of 1 to 256 input clocks. The same address is allocated to TLC as to TCC. Upon reset, TLC is initialized to H'00. Rev. 1.00 May 30, 2008 Page 219 of 484 REJ09B0436-0100 Section 9 Timers (4) Bit Clock Stop Register 1 (CKSTPR1) 7 -- 6 5 4 3 2 1 0 S31CKSTP S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP Initial value Read/Write 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer C is described here. For details of the other bits, see the sections on the relevant modules. Bit 1: Timer C module standby mode control (TCCKSTP) Bit 1 controls setting and clearing of module standby mode for timer C. TCCKSTP 0 1 Description Timer C is set to module standby mode Timer C module standby mode is cleared (initial value) 9.3.3 (1) Timer Operation Interval Timer Operation When bit TMC7 in timer mode register C (TMC) is cleared to 0, timer C functions as an 8-bit interval timer. Upon reset, TCC is initialized to H'00 and TMC to H'18, so TCC continues up-counting as an interval up-counter without halting immediately after a reset. The timer C operating clock is selected from seven internal clock signals output by prescalers S and W, or an external clock input at pin TMIC. The selection is made by bits TMC2 to TMC0 in TMC. TCC up/down-count control can be performed either by software or hardware. The selection is made by bits TMC6 and TMC5 in TMC. After the count value in TCC reaches H'FF (H'00), the next clock input causes timer C to overflow (underflow), setting bit IRRTC to 1 in IRR2. If IENTC = 1 in interrupt enable register 2 (IENR2), a CPU interrupt is requested. At overflow (underflow), TCC returns to H'00 (H'FF) and starts counting up (down) again. Rev. 1.00 May 30, 2008 Page 220 of 484 REJ09B0436-0100 Section 9 Timers During interval timer operation (TMC7 = 0), when a value is set in timer load register C (TLC), the same value is set in TCC. Note: For details on interrupts, see section 3.3, Interrupts. (2) Auto-Reload Timer Operation Setting bit TMC7 in TMC to 1 causes timer C to function as an 8-bit auto-reload timer. When a reload value is set in TLC, the same value is loaded into TCC, becoming the value from which TCC starts its count. After the count value in TCC reaches H'FF (H'00), the next clock signal input causes timer C to overflow/underflow. The TLC value is then loaded into TCC, and the count continues from that value. The overflow/underflow period can be set within a range from 1 to 256 input clocks, depending on the TLC value. The clock sources, up/down control, and interrupts in auto-reload mode are the same as in interval mode. In auto-reload mode (TMC7 = 1), when a new value is set in TLC, the TLC value is also set in TCC. (3) Event Counter Operation Timer C can operate as an event counter, counting rising or falling edges of an external event signal input at pin TMIC. External event counting is selected by setting bits TMC2 to TMC0 in timer mode register C to all 1s (111). When timer C is used to count external event input, bit IRQ1 in PMR1 should be set to 1 and bit IEN1 in IENR1 cleared to 0 to disable interrupt IRQ1 requests. (4) TCC Up/Down Control by Hardware With timer C, TCC up/down control can be performed by UD pin input. When bit TMC6 is set to 1 in TMC, TCC functions as an up-counter when UD pin input is high, and as a down-counter when low. When using UD pin input, set bit UD to 1 in PMR3. Rev. 1.00 May 30, 2008 Page 221 of 484 REJ09B0436-0100 Section 9 Timers 9.3.4 Timer C Operation States Table 9.7 summarizes the timer C operation states. Table 9.7 Timer C Operation States Reset Reset Reset Reset Active Sleep Watch Subactive Sub-sleep Standby Module Standby Halted Halted Retained Operation Mode TCC Interval Auto reload TMC Functions Functions Halted Functions Functions Halted Functions Retained Retained Functions/ Functions/ Halted Halted* Halted* Functions/ Functions/ Halted Halted* Halted* Functions Retained Retained Note: * When w/4 is selected as the TCC internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of 1/ (s). When the counter is operated in subactive mode or subsleep mode, either select w/4 as the internal clock or select an external clock. The counter will not operate on any other internal clock. If w/4 is selected as the internal clock for the counter when w/8 has been selected as subclock SUB, the lower 2 bits of the counter operate on the same cycle, and the operation of the least significant bit is unrelated to the operation of the counter. Rev. 1.00 May 30, 2008 Page 222 of 484 REJ09B0436-0100 Section 9 Timers 9.3.5 Usage Note Note the following regarding the operation of timer C. (1) Counting errors caused by external event input Timer counter errors may occur under the following conditions. Conditions * An external event (TMIC) is used in subsleep mode. Symptom * The counter increments or decrements twice for a single external event input. Approximate rate of occurrence The approximate rate of occurrence in cases where the external event input is not synchronized with internal operation is defined by the following equation. Approximate rate of occurrence P = 30 ns / tsubcyc For example, if tsubcyc = 61.06 s (subclock w/2), P = 0.0005 (0.05%). If 2,000 external event inputs occur, there is a likelihood that one of them will cause the counter to increment or decrement twice (+2 or -2). The symptom described is caused by the internal circuit configuration of the device and therefore difficult to avoid. Therefore, it is not advisable to use the clock counter for applications requiring a high degree of accuracy. Rev. 1.00 May 30, 2008 Page 223 of 484 REJ09B0436-0100 Section 9 Timers 9.4 9.4.1 Timer F Overview Timer F is a 16-bit timer with a built-in output compare function. As well as counting external events, timer F also provides for counter resetting, interrupt request generation, toggle output, etc., using compare match signals. Timer F can also be used as two independent 8-bit timers (timer FH and timer FL). (1) Features Features of timer F are given below. * Choice of four internal clock sources (/32, /16, /4, w/4) or an external clock (can be used as an external event counter) * TMOFH pin (TMOFL pin) toggle output provided using a single compare match signal (toggle output initial value can be set) * Counter resetting by a compare match signal * Two interrupt sources: one compare match, one overflow * Can operate as two independent 8-bit timers (timer FH and timer FL) (in 8-bit mode). Timer FH 8-Bit Timer* Internal clock Event input Toggle output Counter reset Interrupt sources Note: * Choice of 4 (/32, /16, /4, w/4) -- One compare match signal, output to TMOFH pin(initial value settable) TMIF pin One compare match signal, output to TMOFL pin (initial value settable) Timer FL 8-Bit Timer/Event Counter Counter can be reset by compare match signal One compare match One overflow When timer F operates as a 16-bit timer, it operates on the timer FL overflow signal. * Operation in watch mode, subactive mode, and subsleep mode When w/4 is selected as the internal clock, timer F can operate in watch mode, subactive mode, and subsleep mode. * Use of module standby mode enables this module to be placed in standby mode independently when not used. Rev. 1.00 May 30, 2008 Page 224 of 484 REJ09B0436-0100 Section 9 Timers (2) Block Diagram Figure 9.3 shows a block diagram of timer F. PSS IRRTFL TCRF w/4 TMIF TMOFL Toggle circuit TCFL Comparator OCRFL TCFH Toggle circuit TMOFH Comparator Match OCRFH TCSRF Legend: TCRF: TCSRF: TCFH: TCFL: OCRFH: OCRFL: IRRTFH: IRRTFL: PSS: IRRTFH Timer control register F Timer control/status register F 8-bit timer counter FH 8-bit timer counter FL Output compare register FH Output compare register FL Timer FH interrupt request flag Timer FL interrupt request flag Prescaler S Figure 9.3 Block Diagram of Timer F Rev. 1.00 May 30, 2008 Page 225 of 484 REJ09B0436-0100 Internal data bus Section 9 Timers (3) Pin Configuration Table 9.8 shows the timer F pin configuration. Table 9.8 Name Timer F event input Timer FH output Timer FL output Pin Configuration Abbr. TMIF TMOFH TMOFL I/O Input Output Output Function Event input pin for input to TCFL Timer FH toggle output pin Timer FL toggle output pin (4) Register Configuration Table 9.9 shows the register configuration of timer F. Table 9.9 Name Timer control register F Timer control/status register F 8-bit timer counter FH 8-bit timer counter FL Output compare register FH Output compare register FL Clock stop register 1 Timer F Registers Abbr. TCRF TCSRF TCFH TCFL OCRFH OCRFL CKSTPR1 R/W W R/W R/W R/W R/W R/W R/W Initial Value H'00 H'00 H'00 H'00 H'FF H'FF H'FF Address H'FFB6 H'FFB7 H'FFB8 H'FFB9 H'FFBA H'FFBB H'FFFA Rev. 1.00 May 30, 2008 Page 226 of 484 REJ09B0436-0100 Section 9 Timers 9.4.2 (1) Register Descriptions 16-bit Timer Counter (TCF) 8-bit Timer Counter (TCFH) 8-bit Timer Counter (TCFL) TCF Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value Read/Write 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W TCFH TCFL TCF is a 16-bit read/write up-counter configured by cascaded connection of 8-bit timer counters TCFH and TCFL. In addition to the use of TCF as a 16-bit counter with TCFH as the upper 8 bits and TCFL as the lower 8 bits, TCFH and TCFL can also be used as independent 8-bit counters. TCFH and TCFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details of TEMP, see section 9.4.3, CPU Interface. TCFH and TCFL are each initialized to H'00 upon reset. a. 16-bit mode (TCF) When CKSH2 is cleared to 0 in TCRF, TCF operates as a 16-bit counter. The TCF input clock is selected by bits CKSL2 to CKSL0 in TCRF. TCF can be cleared in the event of a compare match by means of CCLRH in TCSRF. When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF is 1 at this time, IRRTFH is set to 1 in IRR2, and if IENTFH in IENR2 is 1, an interrupt request is sent to the CPU. b. 8-bit mode (TCFL/TCFH) When CKSH2 is set to 1 in TCRF, TCFH and TCFL operate as two independent 8-bit counters. The TCFH (TCFL) input clock is selected by bits CKSH2 to CKSH0 (CKSL2 to CKSL0) in TCRF. TCFH (TCFL) can be cleared in the event of a compare match by means of CCLRH (CCLRL) in TCSRF. Rev. 1.00 May 30, 2008 Page 227 of 484 REJ09B0436-0100 Section 9 Timers When TCFH (TCFL) overflows from H'FF to H'00, OVFH (OVFL) is set to 1 in TCSRF. If OVIEH (OVIEL) in TCSRF is 1 at this time, IRRTFH (IRRTFL) is set to 1 in IRR2, and if IENTFH (IENTFL) in IENR2 is 1, an interrupt request is sent to the CPU. (2) 16-bit Output Compare Register (OCRF) 8-bit Output Compare Register (OCRFH) 8-bit Output Compare Register (OCRFL) OCRF Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Initial value Read/Write 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W OCRFH OCRFL OCRF is a 16-bit read/write register composed of the two registers OCRFH and OCRFL. In addition to the use of OCRF as a 16-bit register with OCRFH as the upper 8 bits and OCRFL as the lower 8 bits, OCRFH and OCRFL can also be used as independent 8-bit registers. OCRFH and OCRFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details of TEMP, see section 9.4.3, CPU Interface. OCRFH and OCRFL are each initialized to H'FF upon reset. a. 16-bit mode (OCRF) When CKSH2 is cleared to 0 in TCRF, OCRF operates as a 16-bit register. OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. At the same time, IRRTFH is set to 1 in IRR2. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU. Toggle output can be provided from the TMOFH pin by means of compare matches, and the output level can be set (high or low) by means of TOLH in TCRF. b. 8-bit mode (OCRFH/OCRFL) When CKSH2 is set to 1 in TCRF, OCRFH and OCRFL operate as two independent 8-bit registers. OCRFH contents are compared with TCFH, and OCRFL contents are with TCFL. When the OCRFH (OCRFL) and TCFH (TCFL) values match, CMFH (CMFL) is set to 1 in TCSRF. At the same time, IRRTFH (IRRTFL) is set to 1 in IRR2. If IENTFH (IENTFL) in IENR2 is 1 at this time, an interrupt request is sent to the CPU. Rev. 1.00 May 30, 2008 Page 228 of 484 REJ09B0436-0100 Section 9 Timers Toggle output can be provided from the TMOFH pin (TMOFL pin) by means of compare matches, and the output level can be set (high or low) by means of TOLH (TOLL) in TCRF. (3) Bit Timer Control Register F (TCRF) 7 TOLH 6 CKSH2 5 CKSH1 4 CKSH0 3 TOLL 2 CKSL2 1 CKSL1 0 CKSL0 Initial value Read/Write 0 W 0 W 0 W 0 W 0 W 0 W 0 W 0 W TCRF is an 8-bit write-only register that switches between 16-bit mode and 8-bit mode, selects the input clock from among four internal clock sources or external event input, and sets the output level of the TMOFH and TMOFL pins. TCRF is initialized to H'00 upon reset. Bit 7: Toggle output level H (TOLH) Bit 7 sets the TMOFH pin output level. The output level is effective immediately after this bit is written. Bit 7 TOLH 0 1 Description Low level High level (initial value) Rev. 1.00 May 30, 2008 Page 229 of 484 REJ09B0436-0100 Section 9 Timers Bits 6 to 4: Clock select H (CKSH2 to CKSH0) Bits 6 to 4 select the clock input to TCFH from among four internal clock sources or TCFL overflow. Bit 6 CKSH2 0 0 0 0 1 1 1 1 Bit 5 CKSH1 0 0 1 1 0 0 1 1 Bit 4 CKSH0 0 1 0 1 0 1 0 1 Use prohibited Internal clock: Counting on /32 Internal clock: Counting on /16 Internal clock: Counting on /4 Internal clock: Counting on w/4 Description 16-bit mode, counting on TCFL overflow signal (initial value) Bit 3: Toggle output level L (TOLL) Bit 3 sets the TMOFL pin output level. The output level is effective immediately after this bit is written. Bit 3 TOLL 0 1 Description Low level High level (initial value) Rev. 1.00 May 30, 2008 Page 230 of 484 REJ09B0436-0100 Section 9 Timers Bits 2 to 0: Clock select L (CKSL2 to CKSL0) Bits 2 to 0 select the clock input to TCFL from among four internal clock sources or external event input. Bit 2 CKSL2 0 0 0 0 1 1 1 1 Note: * Bit 1 CKSL1 0 0 1 1 0 0 1 1 Bit 0 CKSL0 0 1 0 1 0 1 0 1 Use prohibited Internal clock: Counting on /32 Internal clock: Counting on /16 Internal clock: Counting on /4 Internal clock: Counting on w/4 Description Counting on external event (TMIF) rising/falling edge* (initial value) External event edge selection is set by IEG3 in the IRQ edge select register (IEGR). For details, see (1) IRQ Edge Select Register (IEGR) in section 3.3.2, Interrupt Control Registers. Note that the timer F counter may increment if the setting of IRQ3 in port mode register 1 (PMR1) is changed from 0 to 1 while the TMIF pin is low in order to change the TMIF pin function. (4) Bit Timer Control/Status Register F (TCSRF) 7 OVFH 6 CMFH 5 OVIEH 4 CCLRH 3 OVFL 2 CMFL 1 OVIEL 0 CCLRL Initial value Read/Write Note: * 0 R/W* 0 R/W* 0 R/W 0 R/W 0 R/W* 0 R/W* 0 R/W 0 R/W Bits 7, 6, 3, and 2 can only be written with 0, for flag clearing. TCSRF is an 8-bit read/write register that performs counter clear selection, overflow flag setting, and compare match flag setting, and controls enabling of overflow interrupt requests. TCSRF is initialized to H'00 upon reset. Rev. 1.00 May 30, 2008 Page 231 of 484 REJ09B0436-0100 Section 9 Timers Bit 7: Timer overflow flag H (OVFH) Bit 7 is a status flag indicating that TCFH has overflowed from H'FF to H'00. This flag is set by hardware and cleared by software. It cannot be set by software. Bit 7 OVFH 0 1 Description Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH Setting condition: Set when TCFH overflows from H'FF to H'00 (initial value) Bit 6: Compare match flag H (CMFH) Bit 6 is a status flag indicating that TCFH has matched OCRFH. This flag is set by hardware and cleared by software. It cannot be set by software. Bit 6 CMFH 0 1 Description Clearing condition: After reading CMFH = 1, cleared by writing 0 to CMFH Setting condition: Set when the TCFH value matches the OCRFH value (initial value) Bit 5: Timer overflow interrupt enable H (OVIEH) Bit 5 selects enabling or disabling of interrupt generation when TCFH overflows. Bit 5 OVIEH 0 1 Description TCFH overflow interrupt request is disabled TCFH overflow interrupt request is enabled (initial value) Rev. 1.00 May 30, 2008 Page 232 of 484 REJ09B0436-0100 Section 9 Timers Bit 4: Counter clear H (CCLRH) In 16-bit mode, bit 4 selects whether TCF is cleared when TCF and OCRF match. In 8-bit mode, bit 4 selects whether TCFH is cleared when TCFH and OCRFH match. Bit 4 CCLRH 0 1 Description 16-bit mode: TCF clearing by compare match is disabled 8-bit mode: TCFH clearing by compare match is disabled 16-bit mode: TCF clearing by compare match is enabled 8-bit mode: TCFH clearing by compare match is enabled (initial value) Bit 3: Timer overflow flag L (OVFL) Bit 3 is a status flag indicating that TCFL has overflowed from H'FF to H'00. This flag is set by hardware and cleared by software. It cannot be set by software. Bit 3 OVFL 0 1 Description Clearing condition: After reading OVFL = 1, cleared by writing 0 to OVFL Setting condition: Set when TCFL overflows from H'FF to H'00 (initial value) Bit 2: Compare match flag L (CMFL) Bit 2 is a status flag indicating that TCFL has matched OCRFL. This flag is set by hardware and cleared by software. It cannot be set by software. Bit 2 CMFL 0 1 Description Clearing condition: After reading CMFL = 1, cleared by writing 0 to CMFL Setting condition: Set when the TCFL value matches the OCRFL value (initial value) Rev. 1.00 May 30, 2008 Page 233 of 484 REJ09B0436-0100 Section 9 Timers Bit 1: Timer overflow interrupt enable L (OVIEL) Bit 1 selects enabling or disabling of interrupt generation when TCFL overflows. Bit 1 OVIEL 0 1 Description TCFL overflow interrupt request is disabled TCFL overflow interrupt request is enabled (initial value) Bit 0: Counter clear L (CCLRL) Bit 0 selects whether TCFL is cleared when TCFL and OCRFL match. Bit 0 CCLRL 0 1 Description TCFL clearing by compare match is disabled TCFL clearing by compare match is enabled (initial value) (5) Bit Clock Stop Register 1 (CKSTPR1) 7 -- 6 5 4 3 2 1 0 S31CKSTP S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP Initial value Read/Write 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer F is described here. For details of the other bits, see the sections on the relevant modules. Bit 2: Timer F module standby mode control (TFCKSTP) Bit 2 controls setting and clearing of module standby mode for timer F. TFCKSTP 0 1 Description Timer F is set to module standby mode Timer F module standby mode is cleared (initial value) Rev. 1.00 May 30, 2008 Page 234 of 484 REJ09B0436-0100 Section 9 Timers 9.4.3 CPU Interface TCF and OCRF are 16-bit read/write registers, but the CPU is connected to the on-chip peripheral modules by an 8-bit data bus. When the CPU accesses these registers, it therefore uses an 8-bit temporary register (TEMP). In 16-bit mode, TCF read/write access and OCRF write access must be performed 16 bits at a time (using two consecutive byte-size MOV instructions), and the upper byte must be accessed before the lower byte. Data will not be transferred correctly if only the upper byte or only the lower byte is accessed. In 8-bit mode, there are no restrictions on the order of access. (1) Write Access Write access to the upper byte results in transfer of the upper-byte write data to TEMP. Next, write access to the lower byte results in transfer of the data in TEMP to the upper register byte, and direct transfer of the lower-byte write data to the lower register byte. Rev. 1.00 May 30, 2008 Page 235 of 484 REJ09B0436-0100 Section 9 Timers Figure 9.4 shows an example in which H'AA55 is written to TCF. Write to upper byte Bus interface Module data bus CPU (H'AA) TEMP (H'AA) TCFH ( ) TCFL ( ) Write to lower byte Bus interface Module data bus CPU (H'55) TEMP (H'AA) TCFH (H'AA) TCFL (H'55) Figure 9.4 Write Access to TCR (CPU TCF) (2) Read Access In access to TCF, when the upper byte is read the upper-byte data is transferred directly to the CPU and the lower-byte data is transferred to TEMP. Next, when the lower byte is read, the lowerbyte data in TEMP is transferred to the CPU. In access to OCRF, when the upper byte is read the upper-byte data is transferred directly to the CPU. When the lower byte is read, the lower-byte data is transferred directly to the CPU. Rev. 1.00 May 30, 2008 Page 236 of 484 REJ09B0436-0100 Section 9 Timers Figure 9.5 shows an example in which TCF is read when it contains H'AAFF. Read upper byte Bus interface Module data bus CPU (H'AA) TEMP (H'FF) TCFH (H'AA) TCFL (H'FF) Read lower byte Bus interface Module data bus CPU (H'FF) TEMP (H'FF) TCFH (AB)* Note: * H'AB00 if counter has been updated once. TCFL (00)* Figure 9.5 Read Access to TCF (TCF CPU) 9.4.4 Operation Timer F is a 16-bit counter that increments on each input clock pulse. The timer F value is constantly compared with the value set in output compare register F, and the counter can be cleared, an interrupt requested, or port output toggled, when the two values match. Timer F can also function as two independent 8-bit timers. Rev. 1.00 May 30, 2008 Page 237 of 484 REJ09B0436-0100 Section 9 Timers (1) Timer F Operation Timer F has two operating modes, 16-bit timer mode and 8-bit timer mode. The operation in each of these modes is described below. a. Operation in 16-bit timer mode When CKSH2 is cleared to 0 in timer control register F (TCRF), timer F operates as a 16-bit timer. Following a reset, timer counter F (TCF) is initialized to H'0000, output compare register F (OCRF) to H'FFFF, and timer control register F (TCRF) and timer control/status register F (TCSRF) to H'00. The counter starts incrementing on external event (TMIF) input. The external event edge selection is set by IEG3 in the IRQ edge select register (IEGR). The timer F operating clock can be selected from four internal clocks or an external clock by means of bits CKSL2 to CKSL0 in TCRF. OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU, and at the same time, TMOFH pin output is toggled. If CCLRH in TCSRF is 1, TCF is cleared. TMOFH pin output can also be set by TOLH in TCRF. When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF and IENTFH in IENR2 are both 1, an interrupt request is sent to the CPU. b. Operation in 8-bit timer mode When CKSH2 is set to 1 in TCRF, TCF operates as two independent 8-bit timers, TCFH and TCFL. The TCFH/TCFL input clock is selected by CKSH2 to CKSH0/CKSL2 to CKSL0 in TCRF. When the OCRFH/OCRFL and TCFH/TCFL values match, CMFH/CMFL is set to 1 in TCSRF. If IENTFH/IENTFL in IENR2 is 1, an interrupt request is sent to the CPU, and at the same time, TMOFH pin/TMOFL pin output is toggled. If CCLRH/CCLRL in TCSRF is 1, TCFH/TCFL is cleared. TMOFH pin/TMOFL pin output can also be set by TOLH/TOLL in TCRF. When TCFH/TCFL overflows from H'FF to H'00, OVFH/OVFL is set to 1 in TCSRF. If OVIEH/OVIEL in TCSRF and IENTFH/IENTFL in IENR2 are both 1, an interrupt request is sent to the CPU. Rev. 1.00 May 30, 2008 Page 238 of 484 REJ09B0436-0100 Section 9 Timers (2) TCF Increment Timing TCF is incremented by clock input (internal clock or external event input). a. Internal clock operation Bits CKSH2 to CKSH0 or CKSL2 to CKSL0 in TCRF select one of four internal clock sources (/32, /16, /4, or w/4) created by dividing the system clock ( or w). b. External event operation External event input is selected by clearing CKSL2 to 0 in TCRF. TCF can increment on either the rising or falling edge of external event input. External event edge selection is set by IEG3 in the interrupt controller's IEGR register. An external event pulse width of at least 2 system clocks () is necessary. Shorter pulses will not be counted correctly. (3) TMOFH/TMOFL Output Timing In TMOFH/TMOFL output, the value set in TOLH/TOLL in TCRF is output. The output is toggled by the occurrence of a compare match. Figure 9.6 shows the output timing. TMIF (when IEG3 = 1) Count input clock TCF N N+1 N N+1 OCRF N N Compare match signal TMOFH TMOFL Figure 9.6 TMOFH/TMOFL Output Timing Rev. 1.00 May 30, 2008 Page 239 of 484 REJ09B0436-0100 Section 9 Timers (4) TCF Clear Timing TCF can be cleared by a compare match with OCRF. (5) Timer Overflow Flag (OVF) Set Timing OVF is set to 1 when TCF overflows from H'FFFF to H'0000. (6) Compare Match Flag set Timing The compare match flag (CMFH or CMFL) is set to 1 when the TCF and OCRF values match. The compare match signal is generated in the last state during which the values match (when TCF is updated from the matching value to a new value). When TCF matches OCRF, the compare match signal is not generated until the next counter clock. (7) Timer F Operation Modes Timer F operation modes are shown in table 9.10. Table 9.10 Timer F Operation Modes Operation Mode Reset TCF OCRF TCRF TCSRF Reset Reset Reset Reset Active Functions Functions Functions Functions Sleep Watch Subactive Subsleep Standby Module Standby Halted Held Held Held Functions Functions/ Functions/ Functions/ Halted Halted* Halted* Halted* Held Held Held Held Held Held Functions Functions Functions Held Held Held Held Held Held Note: * When w/4 is selected as the TCF internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of 1/ (s). When the counter is operated in subactive mode, watch mode, or subsleep mode, w/4 must be selected as the internal clock. The counter will not operate if any other internal clock is selected. Rev. 1.00 May 30, 2008 Page 240 of 484 REJ09B0436-0100 Section 9 Timers 9.4.5 Application Notes The following types of contention and operation can occur when timer F is used. (1) 16-bit Timer Mode In toggle output, TMOFH pin output is toggled when all 16 bits match and a compare match signal is generated. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write. TMOFL pin output is unstable in 16-bit mode, and should not be used; the TMOFL pin should be used as a port pin. If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped. Compare match flag CMFH is set when all 16 bits match and a compare match signal is generated. Compare match flag CMFL is set if the setting conditions for the lower 8 bits are satisfied. When TCF overflows, OVFH is set. OVFL is set if the setting conditions are satisfied when the lower 8 bits overflow. If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output. (2) 8-bit Timer Mode a. TCFH, OCRFH In toggle output, TMOFH pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write. If an OCRFH write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. The compare match signal is output in synchronization with the TCFH clock. If a TCFH write and overflow signal output occur simultaneously, the overflow signal is not output. Rev. 1.00 May 30, 2008 Page 241 of 484 REJ09B0436-0100 Section 9 Timers b. TCFL, OCRFL In toggle output, TMOFL pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLL data is output to the TMOFL pin as a result of the TCRF write. If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped. If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output. (3) Clear Timer FH, Timer FL Interrupt Request Flags (IRRTFH, IRRTFL), Timer Overflow Flags H, L (OVFH, OVFL) and Compare Match Flags H, L (CMFH, CMFL) When w/4 is selected as the internal clock, "Interrupt factor generation signal" will be operated with w and the signal will be outputted with w width. And, "Overflow signal" and "Compare match signal" are controlled with 2 cycles of w signals. Those signals are outputted with 2 cycles width of w (figure 9.7) In active (high-speed, medium-speed) mode, even if you cleared interrupt request flag during the term of validity of "Interrupt factor generation signal", same interrupt request flag is set. (figure 9.7 (1)) And, you cannot be cleared timer overflow flag and compare match flag during the term of validity of "Overflow signal" and "Compare match signal". For interrupt request flag is set right after interrupt request is cleared, interrupt process to one time timer FH, timer FL interrupt might be repeated. (figure 9.7 (2)) Therefore, to definitely clear interrupt request flag in active (high-speed, medium-speed) mode, clear should be processed after the time that calculated with below (1) formula. And, to definitely clear timer overflow flag and compare match flag, clear should be processed after read timer control status register F (TCSRF) after the time that calculated with below (1) formula. For ST of (1) formula, please substitute the longest number of execution states in used instruction. (10 states of RTE instruction when MULXU, DIVXU instruction is not used, 14 states when MULXU, DIVXU instruction is used) In subactive mode, there are not limitation for interrupt request flag, timer overflow flag, and compare match flag clear. Rev. 1.00 May 30, 2008 Page 242 of 484 REJ09B0436-0100 Section 9 Timers The term of validity of "Interrupt factor generation signal" = 1 cycle of w + waiting time for completion of executing instruction + interrupt time synchronized with = 1/w + ST x (1/) + (2/) (second).....(1) ST: Executing number of execution states Method 1 is recommended to operate for time efficiency. Method 1 1. Prohibit interrupt in interrupt handling routine (set IENFH, IENFL to 0). 2. After program process returned normal handling, clear interrupt request flags (IRRTFH, IRRTFL) after more than that calculated with (1) formula. 3. After read timer control status register F (TCSRF), clear timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL). 4. Operate interrupt permission (set IENFH, IENFL to 1). Method 2 1. Set interrupt handling routine time to more than time that calculated with (1) formula. 2. Clear interrupt request flags (IRRTFH, IRRTFL) at the end of interrupt handling routine. 3. After read timer control status register F (TCSRF), clear timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL). All above attentions are also applied in 16-bit mode and 8-bit mode. Rev. 1.00 May 30, 2008 Page 243 of 484 REJ09B0436-0100 Section 9 Timers Interrupt request flag clear (2) Interrupt request flag clear Normal Program process Interrupt Interrupt w Interrupt factor generation signal (Internal signal, nega-active) Overflow signal, Compare match signal (Internal signal, nega-active) Interrupt request flag (IRRTFH, IRRTFL) (1) Figure 9.7 Clear Interrupt Request Flag when Interrupt Factor Generation Signal is Valid (4) Timer Counter (TCF) Read/Write When w/4 is selected as the internal clock in active (high-speed, medium-speed) mode, write on TCF is impossible. And, when read TCF, as the system clock and internal clock are mutually asynchronous, TCF synchronizes with synchronization circuit. This results in a maximum TCF read value error of 1. When read/write TCF in active (high-speed, medium-speed) mode is needed, please select internal clock except for w/4 before read/write. In subactive mode, even w/4 is selected as the internal clock, normal read/write TCF is possible. Rev. 1.00 May 30, 2008 Page 244 of 484 REJ09B0436-0100 Section 9 Timers 9.5 9.5.1 Timer G Overview Timer G is an 8-bit timer with dedicated input capture functions for the rising/falling edges of pulses input from the input capture input pin (input capture input signal). High-frequency component noise in the input capture input signal can be eliminated by a noise canceler, enabling accurate measurement of the input capture input signal duty cycle. If input capture input is not set, timer G functions as an 8-bit interval timer. (1) Features Features of timer G are given below. * Choice of four internal clock sources (/64, /32, /2, w/4) * Dedicated input capture functions for rising and falling edges * Level detection at counter overflow It is possible to detect whether overflow occurred when the input capture input signal was high or when it was low. * Selection of whether or not the counter value is to be cleared at the input capture input signal rising edge, falling edge, or both edges * Two interrupt sources: one input capture, one overflow. The input capture input signal rising or falling edge can be selected as the interrupt source. * A built-in noise canceler eliminates high-frequency component noise in the input capture input signal. * Watch mode, subactive mode and subsleep mode operation is possible when w/4 is selected as the internal clock. * Use of module standby mode enables this module to be placed in standby mode independently when not used. Rev. 1.00 May 30, 2008 Page 245 of 484 REJ09B0436-0100 Section 9 Timers (2) Block Diagram Figure 9.8 shows a block diagram of timer G. PSS TMG w/4 ICRGF TMIG Noise canceler Edge detector TCG NCS ICRGR IRRTG Legend: TMG: TCG: ICRGF: ICRGR: IRRTG: NCS: PSS: Timer mode register G Timer counter G Input capture register GF Input capture register GR Timer G interrupt request flag Noise canceler select Prescaler S Figure 9.8 Block Diagram of Timer G (3) Pin Configuration Table 9.11 shows the timer G pin configuration. Table 9.11 Pin Configuration Name Input capture input Abbr. TMIG I/O Input Function Input capture input pin Rev. 1.00 May 30, 2008 Page 246 of 484 REJ09B0436-0100 Internal data bus Level detector Section 9 Timers (4) Register Configuration Table 9.12 shows the register configuration of timer G. Table 9.12 Timer G Registers Name Timer control register G Timer counter G Input capture register GF Input capture register GR Clock stop register 1 Abbr. TMG TCG ICRGF ICRGR CKSTPR1 R/W R/W -- R R R/W Initial Value H'00 H'00 H'00 H'00 H'FF Address H'FFBC -- H'FFBD H'FFBE H'FFFA 9.5.2 (1) Bit Register Descriptions Timer Counter (TCG) 7 TCG7 6 TCG6 5 TCG5 4 TCG4 3 TCG3 2 TCG2 1 TCG1 0 TCG0 Initial value Read/Write 0 -- 0 -- 0 -- 0 -- 0 -- 0 -- 0 -- 0 -- TCG is an 8-bit up-counter which is incremented by clock input. The input clock is selected by bits CKS1 and CKS0 in TMG. TMIG in PMR1 is set to 1 to operate TCG as an input capture timer, or cleared to 0 to operate TCG as an interval timer*. In input capture timer operation, the TCG value can be cleared by the rising edge, falling edge, or both edges of the input capture input signal, according to the setting made in TMG. When TCG overflows from H'FF to H'00, if OVIE in TMG is 1, IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU. For details of the interrupt, see section 3.3, Interrupts. TCG cannot be read or written by the CPU. It is initialized to H'00 upon reset. Note: * An input capture signal may be generated when TMIG is modified. Rev. 1.00 May 30, 2008 Page 247 of 484 REJ09B0436-0100 Section 9 Timers (2) Bit Input Capture Register GF (ICRGF) 7 ICRGF7 6 ICRGF6 5 ICRGF5 4 ICRGF4 3 ICRGF3 2 ICRGF2 1 ICRGF1 0 ICRGF0 Initial value Read/Write 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R ICRGF is an 8-bit read-only register. When a falling edge of the input capture input signal is detected, the current TCG value is transferred to ICRGF. If IIEGS in TMG is 1 at this time, IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU. For details of the interrupt, see section 3.3, Interrupts. To ensure dependable input capture operation, the pulse width of the input capture input signal must be at least 2 or 2SUB (when the noise canceler is not used). ICRGF is initialized to H'00 upon reset. (3) Bit Input Capture Register GR (ICRGR) 7 ICRGR7 6 ICRGR6 5 ICRGR5 4 ICRGR4 3 ICRGR3 2 ICRGR2 1 ICRGR1 0 ICRGR0 Initial value Read/Write 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R ICRGR is an 8-bit read-only register. When a rising edge of the input capture input signal is detected, the current TCG value is transferred to ICRGR. If IIEGS in TMG is 1 at this time, IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU. For details of the interrupt, see section 3.3, Interrupts. To ensure dependable input capture operation, the pulse width of the input capture input signal must be at least 2 or 2SUB (when the noise canceler is not used). ICRGR is initialized to H'00 upon reset. Rev. 1.00 May 30, 2008 Page 248 of 484 REJ09B0436-0100 Section 9 Timers (4) Bit: Timer Mode Register G (TMG) 7 OVFH 6 OVFL 5 OVIE 4 IIEGS 3 CCLR1 2 CCLR0 1 CKS1 0 CKS0 Initial value: Read/Write: 0 R/W* 0 R/W* 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Note: * Bits 7 and 6 can only be written with 0, for flag clearing. TMG is an 8-bit read/write register that performs TCG clock selection from four internal clock sources, counter clear selection, and edge selection for the input capture input signal interrupt request, controls enabling of overflow interrupt requests, and also contains the overflow flags. TMG is initialized to H'00 upon reset. Bit 7: Timer overflow flag H (OVFH) Bit 7 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input capture input signal is high. This flag is set by hardware and cleared by software. It cannot be set by software. Bit 7 OVFH 0 1 Description Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH Setting condition: Set when TCG overflows from H'FF to H'00 (initial value) Rev. 1.00 May 30, 2008 Page 249 of 484 REJ09B0436-0100 Section 9 Timers Bit 6: Timer overflow flag L (OVFL) Bit 6 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input capture input signal is low, or in interval operation. This flag is set by hardware and cleared by software. It cannot be set by software. Bit 6 OVFL 0 1 Description Clearing condition: After reading OVFL = 1, cleared by writing 0 to OVFL Setting condition: Set when TCG overflows from H'FF to H'00 (initial value) Bit 5: Timer overflow interrupt enable (OVIE) Bit 5 selects enabling or disabling of interrupt generation when TCG overflows. Bit 5 OVIE 0 1 Description TCG overflow interrupt request is disabled TCG overflow interrupt request is enabled (initial value) Bit 4: Input capture interrupt edge select (IIEGS) Bit 4 selects the input capture input signal edge that generates an interrupt request. Bit 4 IIEGS 0 1 Description Interrupt generated on rising edge of input capture input signal Interrupt generated on falling edge of input capture input signal (initial value) Rev. 1.00 May 30, 2008 Page 250 of 484 REJ09B0436-0100 Section 9 Timers Bits 3 and 2: Counter clear 1 and 0 (CCLR1, CCLR0) Bits 3 and 2 specify whether or not TCG is cleared by the rising edge, falling edge, or both edges of the input capture input signal. Bit 3 CCLR1 0 0 1 1 Bit 2 CCLR0 0 1 0 1 Description TCG clearing is disabled TCG cleared by falling edge of input capture input signal TCG cleared by rising edge of input capture input signal TCG cleared by both edges of input capture input signal (initial value) Bits 1 and 0: Clock select (CKS1, CKS0) Bits 1 and 0 select the clock input to TCG from among four internal clock sources. Bit 1 CKS1 0 0 1 1 Bit 0 CKS0 0 1 0 1 Description Internal clock: Counting on /64 Internal clock: Counting on /32 Internal clock: Counting on /2 Internal clock: Counting on w/4 (initial value) (5) Bit Clock Stop Register 1 (CKSTPR1) 7 -- 6 5 4 3 2 1 0 S31CKSTP S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP Initial value Read/Write 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer G is described here. For details of the other bits, see the sections on the relevant modules. Rev. 1.00 May 30, 2008 Page 251 of 484 REJ09B0436-0100 Section 9 Timers Bit 3: Timer G module standby mode control (TGCKSTP) Bit 3 controls setting and clearing of module standby mode for timer G. TGCKSTP 0 1 Description Timer G is set to module standby mode Timer G module standby mode is cleared (initial value) Rev. 1.00 May 30, 2008 Page 252 of 484 REJ09B0436-0100 Section 9 Timers 9.5.3 Noise Canceler The noise canceler consists of a digital low-pass filter that eliminates high-frequency component noise from the pulses input from the input capture input pin. The noise canceler is set by NCS* in PMR3. Figure 9.9 shows a block diagram of the noise canceler. Sampling clock Input capture input signal D C Q Latch D C Q Latch D C Q Latch D C Q Latch D C Q Latch Match detector Noise canceler output t Sampling clock t: Set by CKS1 and CKS0 Figure 9.9 Noise Canceler Block Diagram The noise canceler consists of five latch circuits connected in series and a match detector circuit. When the noise cancellation function is not used (NCS = 0), the system clock is selected as the sampling clock. When the noise cancellation function is used (NCS = 1), the sampling clock is the internal clock selected by CKS1 and CKS0 in TMG, the input capture input is sampled on the rising edge of this clock, and the data is judged to be correct when all the latch outputs match. If all the outputs do not match, the previous value is retained. After a reset, the noise canceler output is initialized when the falling edge of the input capture input signal has been sampled five times. Therefore, after making a setting for use of the noise cancellation function, a pulse with at least five times the width of the sampling clock is a dependable input capture signal. Even if noise cancellation is not used, an input capture input signal pulse width of at least 2 or 2SUB is necessary to ensure that input capture operations are performed properly Note: * An input capture signal may be generated when the NCS bit is modified. Rev. 1.00 May 30, 2008 Page 253 of 484 REJ09B0436-0100 Section 9 Timers Figure 9.10 shows an example of noise canceler timing. In this example, high-level input of less than five times the width of the sampling clock at the input capture input pin is eliminated as noise. Input capture input signal Sampling clock Noise canceler output Eliminated as noise Figure 9.10 Noise Canceler Timing (Example) Rev. 1.00 May 30, 2008 Page 254 of 484 REJ09B0436-0100 Section 9 Timers 9.5.4 Operation Timer G is an 8-bit timer with built-in input capture and interval functions. (1) Timer G Functions Timer G is an 8-bit up-counter with two functions, an input capture timer function and an interval timer function. The operation of these two functions is described below. a. Input capture timer operation When the TMIG bit is set to 1 in port mode register 1 (PMR1), timer G functions as an input capture timer*. In a reset, timer mode register G (TMG), timer counter G (TCG), input capture register GF (ICRGF), and input capture register GR (ICRGR) are all initialized to H'00. Following a reset, TCG starts incrementing on the /64 internal clock. The input clock can be selected from four internal clock sources by bits CKS1 and CKS0 in TMG. When a rising edge/falling edge is detected in the input capture signal input from the TMIG pin, the TCG value at that time is transferred to ICRGR/ICRGF. When the edge selected by IIEGS in TMG is input, IRRTG is set to 1 in IRR2, and if the IENTG bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU. For details of the interrupt, see section 3.3, Interrupts. TCG can be cleared by a rising edge, falling edge, or both edges of the input capture signal, according to the setting of bits CCLR1 and CCLR0 in TMG. If TCG overflows when the input capture signal is high, the OVFH bit is set in TMG; if TCG overflows when the input capture signal is low, the OVFL bit is set in TMG. If the OVIE bit in TMG is 1 when these bits are set, IRRTG is set to 1 in IRR2, and if the IENTG bit in IENR2 is 1, timer G sends an interrupt request to the CPU. For details of the interrupt, see section 3.3, Interrupts. Timer G has a built-in noise canceler that enables high-frequency component noise to be eliminated from pulses input from the TMIG pin. For details, see section 9.5.3, Noise Canceler. Note: * An input capture signal may be generated when TMIG is modified. Rev. 1.00 May 30, 2008 Page 255 of 484 REJ09B0436-0100 Section 9 Timers b. Interval timer operation When the TMIG bit is cleared to 0 in PMR1, timer G functions as an interval timer. Following a reset, TCG starts incrementing on the /64 internal clock. The input clock can be selected from four internal clock sources by bits CKS1 and CKS0 in TMG. TCG increments on the selected clock, and when it overflows from H'FF to H'00, the OVFL bit is set to 1 in TMG. If the OVIE bit in TMG is 1 at this time, IRRTG is set to 1 in IRR2, and if the IENTG bit in IENR2 is 1, timer G sends an interrupt request to the CPU. For details of the interrupt, see section 3.3, Interrupts. (2) Increment Timing TCG is incremented by internal clock input. Bits CKS1 and CKS0 in TMG select one of four internal clock sources (/64, /32, /2, or w/4) created by dividing the system clock () or watch clock (w). (3) Input Capture Input Timing a. Without noise cancellation function For input capture input, dedicated input capture functions are provided for rising and falling edges. Figure 9.11 shows the timing for rising/falling edge input capture input. Input capture input signal Input capture signal F Input capture signal R Figure 9.11 Input Capture Input Timing (without Noise Cancellation Function) b. With noise cancellation function When noise cancellation is performed on the input capture input, the passage of the input capture signal through the noise canceler results in a delay of five sampling clock cycles from the input capture input signal edge. Figure 9.12 shows the timing in this case. Rev. 1.00 May 30, 2008 Page 256 of 484 REJ09B0436-0100 Section 9 Timers Input capture input signal Sampling clock Noise canceler output Input capture signal R Figure 9.12 Input Capture Input Timing (with Noise Cancellation Function) (4) Timing of Input Capture by Input Capture Input Figure 9.13 shows the timing of input capture by input capture input Input capture signal TCG N-1 N N+1 Input capture register H'XX N Figure 9.13 Timing of Input Capture by Input Capture Input Rev. 1.00 May 30, 2008 Page 257 of 484 REJ09B0436-0100 Section 9 Timers (5) TGC Clear Timing TCG can be cleared by the rising edge, falling edge, or both edges of the input capture input signal. Figure 9.14 shows the timing for clearing by both edges. Input capture input signal Input capture signal F Input capture signal R TCG N H'00 N H'00 Figure 9.14 TCG Clear Timing Rev. 1.00 May 30, 2008 Page 258 of 484 REJ09B0436-0100 Section 9 Timers (6) Timer G Operation Modes Timer G operation modes are shown in table 9.13. Table 9.13 Timer G Operation Modes Operation Mode Reset Active Sleep Watch Subactive Subsleep Module Standby Standby Halted Halted Held Held Held TCG Input capture Reset Interval ICRGF ICRGR TMG Reset Reset Reset Reset Functions* Functions* Functions/ Functions/ Functions/ Halted halted* halted* halted* Functions* Functions* Functions/ Functions/ Functions/ Halted halted* halted* halted* Functions* Functions* Functions/ Functions/ Functions/ Held halted* halted* halted* Functions* Functions* Functions Functions/ Functions/ Held halted* halted* halted* Functions Held Held Functions Held Held Note: * When w/4 is selected as the TCG internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of 1/ (s). When w/4 is selected as the TCG internal clock in watch mode, TCG and the noise canceler operate on the w/4 internal clock without regard to the SUB subclock (w/8, w/4, w/2). Note that when another internal clock is selected, TCG and the noise canceler do not operate, and input of the input capture input signal does not result in input capture. To be operated Timer G in subactive mode or subsleep mode, select w/4 for internal clock of TCG and also select w/2 for sub clock SUB. When another internal clock is selected and when another sub clock (w/8, w/4) is selected, TCG and noise canceler do not operate. Rev. 1.00 May 30, 2008 Page 259 of 484 REJ09B0436-0100 Section 9 Timers 9.5.5 (1) Application Notes Internal Clock Switching and TCG Operation Depending on the timing, TCG may be incremented by a switch between difference internal clock sources. Table 9.14 shows the relation between internal clock switchover timing (by write to bits CKS1 and CKS0) and TCG operation. When TCG is internally clocked, an increment pulse is generated on detection of the falling edge of an internal clock signal, which is divided from the system clock () or subclock (w). For this reason, in a case like No. 3 in table 9.14 where the switch is from a high clock signal to a low clock signal, the switchover is seen as a falling edge, causing TCG to increment. Table 9.14 Internal Clock Switching and TCG Operation Clock Levels Before and After Modifying Bits CKS1 No. and CKS0 1 Goes from low level to low level TCG Operation Clock before switching Clock after switching Count clock TCG N N+1 Write to CKS1 and CKS0 2 Goes from low level to high level Clock before switching Clock before switching Count clock TCG N N+1 N+2 Write to CKS1 and CKS0 Rev. 1.00 May 30, 2008 Page 260 of 484 REJ09B0436-0100 Section 9 Timers Clock Levels Before and After Modifying Bits CKS1 No. and CKS0 3 Goes from high level to low level TCG Operation Clock before switching Clock before switching Count clock * TCG N N+1 N+2 Write to CKS1 and CKS0 4 Goes from high level to high level Clock before switching Clock before switching Count clock TCG N N+1 N+2 Write to CKS1 and CKS0 Note: * The switchover is seen as a falling edge, and TCG is incremented. Rev. 1.00 May 30, 2008 Page 261 of 484 REJ09B0436-0100 Section 9 Timers (2) Notes on Port Mode Register Modification The following points should be noted when a port mode register is modified to switch the input capture function or the input capture input noise canceler function. * Switching input capture input pin function Note that when the pin function is switched by modifying TMIG in port mode register 1 (PMR1), which performs input capture input pin control, an edge will be regarded as having been input at the pin even though no valid edge has actually been input. Input capture input signal input edges, and the conditions for their occurrence, are summarized in table 9.15. Table 9.15 Input Capture Input Signal Input Edges Due to Input Capture Input Pin Switching, and Conditions for Their Occurrence Input Capture Input Signal Input Edge Generation of rising edge Conditions When TMIG is modified from 0 to 1 while the TMIG pin is high When NCS is modified from 0 to 1 while the TMIG pin is high, then TMIG is modified from 0 to 1 before the signal is sampled five times by the noise canceler Generation of falling edge When TMIG is modified from 1 to 0 while the TMIG pin is high When NCS is modified from 0 to 1 while the TMIG pin is low, then TMIG is modified from 0 to 1 before the signal is sampled five times by the noise canceler When NCS is modified from 0 to 1 while the TMIG pin is high, then TMIG is modified from 1 to 0 after the signal is sampled five times by the noise canceler Note: When the P13 pin is not set as an input capture input pin, the timer G input capture input signal is low. * Switching input capture input noise canceler function When performing noise canceler function switching by modifying NCS in port mode register 3 (PMR3), which controls the input capture input noise canceler, TMIG should first be cleared to 0. Note that if NCS is modified without first clearing TMIG, an edge will be regarded as having been input at the pin even though no valid edge has actually been input. Input capture input signal input edges, and the conditions for their occurrence, are summarized in table 9.16. Rev. 1.00 May 30, 2008 Page 262 of 484 REJ09B0436-0100 Section 9 Timers Table 9.16 Input Capture Input Signal Input Edges Due to Noise Canceler Function Switching, and Conditions for Their Occurrence Input Capture Input Signal Input Edge Generation of rising edge Conditions When the TMIG pin level is switched from low to high while TMIG is set to 1, then NCS is modified from 0 to 1 before the signal is sampled five times by the noise canceler When the TMIG pin level is switched from high to low while TMIG is set to 1, then NCS is modified from 1 to 0 before the signal is sampled five times by the noise canceler Generation of falling edge When the pin function is switched and an edge is generated in the input capture input signal, if this edge matches the edge selected by the input capture interrupt select (IIEGS) bit, the interrupt request flag will be set to 1. The interrupt request flag should therefore be cleared to 0 before use. Figure 9.15 shows the procedure for port mode register manipulation and interrupt request flag clearing. When switching the pin function, set the interrupt-disabled state before manipulating the port mode register, then, after the port mode register operation has been performed, wait for the time required to confirm the input capture input signal as an input capture signal (at least two system clocks when the noise canceler is not used; at least five sampling clocks when the noise canceler is used), before clearing the interrupt enable flag to 0. There are two ways of preventing interrupt request flag setting when the pin function is switched: by controlling the pin level so that the conditions shown in tables 9.15 and 9.16 are not satisfied, or by setting the opposite of the generated edge in the IIEGS bit in TMG. Rev. 1.00 May 30, 2008 Page 263 of 484 REJ09B0436-0100 Section 9 Timers Set I bit to 1 in CCR Disable interrupts. (Interrupts can also be disabled by manipulating the interrupt enable bit in interrupt enable register 2.) After manipulating he port mode register, wait for the TMIG confirmation time (at least two system clocks when the noise canceler is not used; at least five sampling clocks when the noise canceler is used), then clear the interrupt enable flag to 0. Manipulate port mode register TMIG confirmation time Clear interrupt request flag to 0 Clear I bit to 0 in CCR Enable interrupts Figure 9.15 Port Mode Register Manipulation and Interrupt Enable Flag Clearing Procedure 9.5.6 Timer G Application Example Using timer G, it is possible to measure the high and low widths of the input capture input signal as absolute values. For this purpose, CCLR1 and CCLR0 should both be set to 1 in TMG. Figure 9.16 shows an example of the operation in this case. Input capture input signal H'FF Input capture register GF Input capture register GR H'00 TCG Counter cleared Figure 9.16 Timer G Application Example Rev. 1.00 May 30, 2008 Page 264 of 484 REJ09B0436-0100 Section 9 Timers 9.6 9.6.1 Watchdog Timer Overview The watchdog timer has an 8-bit counter that is incremented by an input clock. If a system runaway allows the counter value to overflow before being rewritten, the watchdog timer can reset the chip internally. (1) Features Features of the watchdog timer are given below. * Incremented by internal clock source (/8192 or w/32). * A reset signal is generated when the counter overflows. The overflow period can be set from from 1 to 256 times 8192/ or 32/w (from approximately 4 ms to 1000 ms when = 2.00 MHz). * Use of module standby mode enables this module to be placed in standby mode independently when not used. (2) Block Diagram Figure 9.17 shows a block diagram of the watchdog timer. w/32 TCSRW PSS /8192 TCW Notation: TCSRW: Timer control/status register W Timer counter W TCW: Prescaler S PSS: Reset signal Figure 9.17 Block Diagram of Watchdog Timer Rev. 1.00 May 30, 2008 Page 265 of 484 REJ09B0436-0100 Internal data bus Section 9 Timers (3) Register Configuration Table 9.17 shows the register configuration of the watchdog timer. Table 9.17 Watchdog Timer Registers Name Timer control/status register W Timer counter W Clock stop register 2 Port mode register 3 Abbr. TCSRW TCW CKSTPR2 PMR3 R/W R/W R/W R/W R/W Initial Value H'AA H'00 H'FF H'04 Address H'FFB2 H'FFB3 H'FFFB H'FFCA 9.6.2 (1) Bit Register Descriptions Timer Control/Status Register W (TCSRW) 7 B6WI 1 R 6 TCWE 0 R/(W)* 5 B4WI 1 R 4 TCSRWE 0 R/(W)* 3 B2WI 1 R 2 WDON 0 R/(W)* 1 B0WI 1 R 0 WRST 0 R/(W)* Initial value Read/Write Note: * Write is permitted only under certain conditions, which are given in the descriptions of the individual bits. TCSRW is an 8-bit read/write register that controls write access to TCW and TCSRW itself, controls watchdog timer operations, and indicates operating status. Bit 7: Bit 6 write inhibit (B6WI) Bit 7 controls the writing of data to bit 6 in TCSRW. Bit 7 B6WI 0 1 Description Bit 6 is write-enabled Bit 6 is write-protected (initial value) This bit is always read as 1. Data written to this bit is not stored. Rev. 1.00 May 30, 2008 Page 266 of 484 REJ09B0436-0100 Section 9 Timers Bit 6: Timer counter W write enable (TCWE) Bit 6 controls the writing of data to TCW. Bit 6 TCWE 0 1 Description Data cannot be written to TCW Data can be written to TCW (initial value) Bit 5: Bit 4 write inhibit (B4WI) Bit 5 controls the writing of data to bit 4 in TCSRW. Bit 5 B4WI 0 1 Description Bit 4 is write-enabled Bit 4 is write-protected (initial value) This bit is always read as 1. Data written to this bit is not stored. Bit 4: Timer control/status register W write enable (TCSRWE) Bit 4 controls the writing of data to TCSRW bits 2 and 0. Bit 4 TCSRWE 0 1 Description Data cannot be written to bits 2 and 0 Data can be written to bits 2 and 0 (initial value) Bit 3: Bit 2 write inhibit (B2WI) Bit 3 controls the writing of data to bit 2 in TCSRW. Bit 3 B2WI 0 1 Description Bit 2 is write-enabled Bit 2 is write-protected (initial value) This bit is always read as 1. Data written to this bit is not stored. Rev. 1.00 May 30, 2008 Page 267 of 484 REJ09B0436-0100 Section 9 Timers Bit 2: Watchdog timer on (WDON) Bit 2 enables watchdog timer operation. Bit 2 WDON 0 Description Watchdog timer operation is disabled Clearing condition: Reset, or when TCSRWE = 1 and 0 is written in both B2WI and WDON 1 Watchdog timer operation is enabled Setting condition: When TCSRWE = 1 and 0 is written in B2WI and 1 is written in WDON (initial value) Counting starts when this bit is set to 1, and stops when this bit is cleared to 0. Bit 1: Bit 0 write inhibit (B0WI) Bit 1 controls the writing of data to bit 0 in TCSRW. Bit 1 B0WI 0 1 Description Bit 0 is write-enabled Bit 0 is write-protected (initial value) This bit is always read as 1. Data written to this bit is not stored. Bit 0: Watchdog timer reset (WRST) Bit 0 indicates that TCW has overflowed, generating an internal reset signal. The internal reset signal generated by the overflow resets the entire chip. WRST is cleared to 0 by a reset from the RES pin, or when software writes 0. Rev. 1.00 May 30, 2008 Page 268 of 484 REJ09B0436-0100 Section 9 Timers Bit 0 WRST 0 Description Clearing condition: Reset by RES pin When TCSRWE = 1, and 0 is written in both B0WI and WRST 1 Setting condition: When TCW overflows and an internal reset signal is generated (2) Bit Timer Counter W (TCW) 7 TCW7 0 R/W 6 TCW6 0 R/W 5 TCW5 0 R/W 4 TCW4 0 R/W 3 TCW3 0 R/W 2 TCW2 0 R/W 1 TCW1 0 R/W 0 TCW0 0 R/W Initial value Read/Write TCW is an 8-bit read/write up-counter, which is incremented by internal clock input. The input clock is /8192 or w/32. The TCW value can always be written or read by the CPU. When TCW overflows from H'FF to H'00, an internal reset signal is generated and WRST is set to 1 in TCSRW. Upon reset, TCW is initialized to H'00. (3) Bit Clock Stop Register 2 (CKSTPR2) 7 -- 6 -- 5 -- 4 -- 3 2 1 0 AECKSTP WDCKSTP PWCKSTP LDCKSTP Initial value Read/Write 1 -- 1 -- 1 -- 1 -- 1 R/W 1 R/W 1 R/W 1 R/W CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the watchdog timer is described here. For details of the other bits, see the sections on the relevant modules. Rev. 1.00 May 30, 2008 Page 269 of 484 REJ09B0436-0100 Section 9 Timers Bit 2: Watchdog timer module standby mode control (WDCKSTP) Bit 2 controls setting and clearing of module standby mode for the watchdog timer. WDCKSTP 0 1 Description Watchdog timer is set to module standby mode Watchdog timer module standby mode is cleared (initial value) Note: WDCKSTP is valid when the WDON bit is cleared to 0 in timer control/status register W (TCSRW). If WDCKSTP is set to 0 while WDON is set to 1 (during watchdog timer operation), 0 will be set in WDCKSTP but the watchdog timer will continue its watchdog function and will not enter module standby mode. When the watchdog function ends and WDON is cleared to 0 by software, the WDCKSTP setting will become valid and the watchdog timer will enter module standby mode. (4) Bit Port Mode Register 3 (PMR3) 7 AEVL 0 R/W 6 AEVH 0 R/W 5 WDCKS 0 R/W 4 NCS 0 R/W 3 IRQ0 0 R/W 2 -- 1 -- 1 UD 0 R/W 0 PWM 0 R/W Initial value Read/Write PMR3 is an 8-bit read/write register, mainly controlling the selection of pin functions for port 3 pins. Only the bit relating to the watchdog timer is described here. For details of the other bits, see section 8, I/O Ports. Bit 5: Watchdog timer source clock select (WDCKS) WDCKS 0 1 Description /8192 selected w/32 selected (initial value) Rev. 1.00 May 30, 2008 Page 270 of 484 REJ09B0436-0100 Section 9 Timers 9.6.3 Timer Operation The watchdog timer has an 8-bit counter (TCW) that is incremented by clock input (/8192 or w/32). The input clock is selected by bit WDCKS in port mode register 3 (PMR3): /8192 is selected when WDCKS is cleared to 0, and w/32 when set to 1. When TCSRWE = 1 in TCSRW, if 0 is written in B2WI and 1 is simultaneously written in WDON, TCW starts counting up. When the TCW count reaches H'FF, the next clock input causes the watchdog timer to overflow, and an internal reset signal is generated one reference clock ( or SUB) cycle later. The internal reset signal is output for 512 clock cycles of the OSC clock. It is possible to write to TCW, causing TCW to count up from the written value. The overflow period can be set in the range from 1 to 256 input clocks, depending on the value written in TCW. Figure 9.18 shows an example of watchdog timer operations. Rev. 1.00 May 30, 2008 Page 271 of 484 REJ09B0436-0100 Section 9 Timers Example: = 2 MHz and the desired overflow period is 30 ms. 2 x 106 x 30 x 10-3 = 7.3 8192 The value set in TCW should therefore be 256 - 8 = 248 (H'F8). H'FF H'F8 TCW count value TCW overflow H'00 Start H'F8 written in TCW Internal reset signal 512 OSC clock cycles H'F8 written in TCW Reset Figure 9.18 Typical Watchdog Timer Operations (Example) 9.6.4 Watchdog Timer Operation States Table 9.18 summarizes the watchdog timer operation states. Table 9.18 Watchdog Timer Operation States Operation Mode TCW TCSRW Reset Active Reset Reset Sleep Watch Subactive Subsleep Standby Halted Retained Module Standby Halted Retained Functions Functions Halted Functions Functions Retained Functions/ Halted Halted* Functions/ Retained Halted* Note: * Functions when w/32 is selected as the input clock. Rev. 1.00 May 30, 2008 Page 272 of 484 REJ09B0436-0100 Section 9 Timers 9.7 9.7.1 Asynchronous Event Counter (AEC) Overview The asynchronous event counter is incremented by external event clock input. (1) Features Features of the asynchronous event counter are given below. * Can count asynchronous events Can count external events input asynchronously without regard to the operation of base clocks and SUB. The counter has a 16-bit configuration, enabling it to count up to 65536 (216) events. Can also be used as two independent 8-bit event counter channels. Counter resetting and halting of the count-up function controllable by software Automatic interrupt generation on detection of event counter overflow Use of module standby mode enables this module to be placed in standby mode independently when not used. Rev. 1.00 May 30, 2008 Page 273 of 484 REJ09B0436-0100 Section 9 Timers (2) Block Diagram Figure 9.19 shows a block diagram of the asynchronous event counter. IRREC ECCSR OVH ECH CK AEVH OVL ECL AEVL Legend: ECCSR: ECH: ECL: AEVH: AEVL: IRREC: CK Event counter control/status register Event counter H Event counter L Asynchronous event input H Asynchronous event input L Event counter overflow interrupt request flag Figure 9.19 Block Diagram of Asynchronous Event Counter (3) Pin Configuration Table 9.19 shows the asynchronous event counter pin configuration. Table 9.19 Pin Configuration Name Asynchronous event input H Asynchronous event input L Abbr. AEVH AEVL I/O Input Input Function Event input pin for input to event counter H Event input pin for input to event counter L Rev. 1.00 May 30, 2008 Page 274 of 484 REJ09B0436-0100 Internal data bus Section 9 Timers (4) Register Configuration Table 9.20 shows the register configuration of the asynchronous event counter. Table 9.20 Asynchronous Event Counter Registers Name Event counter control/status register Event counter H Event counter L Clock stop register 2 Abbr. ECCSR ECH ECL CKSTPR2 R/W R/W R R R/W Initial Value H'00 H'00 H'00 H'FF Address H'FF95 H'FF96 H'FF97 H'FFFB 9.7.2 (1) Bit Register Descriptions Event Counter Control/Status Register (ECCSR) 7 OVH 6 OVL 5 -- 4 CH2 3 CUEH 2 CUEL 1 CRCH 0 CRCL Initial Value Read/Write 0 R/W* 0 R/W* 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W 0 R/W Note: * Bits 7 and 6 can only be written with 0, for flag clearing. ECCSR is an 8-bit read/write register that controls counter overflow detection, counter resetting, and halting of the count-up function. ECCSR is initialized to H'00 upon reset. Rev. 1.00 May 30, 2008 Page 275 of 484 REJ09B0436-0100 Section 9 Timers Bit 7: Counter overflow flag H (OVH) Bit 7 is a status flag indicating that ECH has overflowed from H'FF to H'00. This flag is set when ECH overflows. It is cleared by software but cannot be set by software. OVH is cleared by reading it when set to 1, then writing 0. When ECH and ECL are used as a 16-bit event counter with CH2 cleared to 0, OVH functions as a status flag indicating that the 16-bit event counter has overflowed from H'FFFF to H'0000. Bit 7 OVH 0 Description ECH has not overflowed Clearing condition: After reading OVH = 1, cleared by writing 0 to OVH 1 ECH has overflowed Setting condition: Set when ECH overflows from H'FF to H'00 (initial value) Bit 6: Counter overflow flag L (OVL) Bit 6 is a status flag indicating that ECL has overflowed from H'FF to H'00. This flag is set when ECL overflows. It is cleared by software but cannot be set by software. OVL is cleared by reading it when set to 1, then writing 0. Bit 6 OVL 0 Description ECL has not overflowed Clearing condition: After reading OVL = 1, cleared by writing 0 to OVL 1 ECL has overflowed Setting condition: Set when ECL overflows from H'FF to H'00 while CH2 is set to 1 (initial value) Bit 5: Reserved bit Bit 5 is reserved; it can be read and written, and is initialized to 0 upon reset. Rev. 1.00 May 30, 2008 Page 276 of 484 REJ09B0436-0100 Section 9 Timers Bit 4: Channel select (CH2) Bit 4 selects whether ECH and ECL are used as a single-channel 16-bit event counter or as two independent 8-bit event counter channels. When CH2 is cleared to 0, ECH and ECL function as a 16-bit event counter which is incremented each time an event clock is input to the AEVL pin as asynchronous event input. In this case, the overflow signal from ECL is selected as the ECH input clock. When CH2 is set to 1, ECH and ECL function as independent 8-bit event counters which are incremented each time an event clock is input to the AEVH or AEVL pin, respectively, as asynchronous event input. Bit 4 CH2 0 1 Description ECH and ECL are used together as a single-channel 16-bit event counter (initial value) ECH and ECL are used as two independent 8-bit event counter channels Bit 3: Count-up enable H (CUEH) Bit 3 enables event clock input to ECH. When 1 is written to this bit, event clock input is enabled and increments the counter. When 0 is written to this bit, event clock input is disabled and the ECH value is held. The AEVH pin or the ECL overflow signal can be selected as the event clock source by bit CH2. Bit 3 CUEH 0 1 Description ECH event clock input is disabled ECH value is held ECH event clock input is enabled (initial value) Bit 2: Count-up enable L (CUEL) Bit 2 enables event clock input to ECL. When 1 is written to this bit, event clock input is enabled and increments the counter. When 0 is written to this bit, event clock input is disabled and the ECL value is held. Bit 2 CUEL 0 1 Description ECL event clock input is disabled ECL value is held ECL event clock input is enabled Rev. 1.00 May 30, 2008 Page 277 of 484 REJ09B0436-0100 (initial value) Section 9 Timers Bit 1: Counter reset control H (CRCH) Bit 1 controls resetting of ECH. When this bit is cleared to 0, ECH is reset. When 1 is written to this bit, the counter reset is cleared and the ECH count-up function is enabled. Bit 1 CRCH 0 1 Description ECH is reset ECH reset is cleared and count-up function is enabled (initial value) Bit 0: Counter reset control L (CRCL) Bit 0 controls resetting of ECL. When this bit is cleared to 0, ECL is reset. When 1 is written to this bit, the counter reset is cleared and the ECL count-up function is enabled. Bit 0 CRCL 0 1 Description ECL is reset ECL reset is cleared and count-up function is enabled (initial value) (2) Bit Event Counter H (ECH) 7 ECH7 6 ECH6 5 ECH5 4 ECH4 3 ECH3 2 ECH2 1 ECH1 0 ECH0 Initial Value Read/Write 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R ECH is an 8-bit read-only up-counter that operates either as an independent 8-bit event counter or as the upper 8-bit up-counter of a 16-bit event counter configured in combination with ECL. Either the external asynchronous event AEVH pin or the overflow signal from lower 8-bit counter ECL can be selected as the input clock source by bit CH2. ECH can be cleared to H'00 by software, and is also initialized to H'00 upon reset. Rev. 1.00 May 30, 2008 Page 278 of 484 REJ09B0436-0100 Section 9 Timers (3) Event Counter L (ECL) ECL is an 8-bit read-only up-counter that operates either as an independent 8-bit event counter or as the lower 8-bit up-counter of a 16-bit event counter configured in combination with ECH. The event clock from the external asynchronous event AEVL pin is used as the input clock source. ECL can be cleared to H'00 by software, and is also initialized to H'00 upon reset. Bit 7 ECL7 6 ECL6 5 ECL5 4 ECL4 3 ECL3 2 ECL2 1 ECL1 0 ECL0 Initial Value Read/Write 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 R (4) Bit Clock Stop Register 2 (CKSTPR2) 7 -- 6 -- 5 -- 4 -- 3 2 1 0 AECKSTP WDCKSTP PWCKSTP LDCKSTP Initial value Read/Write 1 -- 1 -- 1 -- 1 -- 1 R/W 1 R/W 1 R/W 1 R/W CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the asynchronous event counter is described here. For details of the other bits, see the sections on the relevant modules. Bit 3: Asynchronous event counter module standby mode control (AECKSTP) Bit 3 controls setting and clearing of module standby mode for the asynchronous event counter. AECKSTP 0 1 Description Asynchronous event counter is set to module standby mode Asynchronous event counter module standby mode is cleared (initial value) Rev. 1.00 May 30, 2008 Page 279 of 484 REJ09B0436-0100 Section 9 Timers 9.7.3 (1) Operation 16-bit Event Counter Operation When bit CH2 is cleared to 0 in ECCSR, ECH and ECL operate as a 16-bit event counter. Figure 9.20 shows an example of the software processing when ECH and ECL are used as a 16-bit event counter. Start Clear CH2 to 0 Clear CUEH, CUEL, CRCH, and CRCL to 0 Clear OVH and OVL to 0 Set CUEH, CUEL, CRCH, and CRCL to 1 End Figure 9.20 Example of Software Processing when Using ECH and ECL as 16-Bit Event Counter As CH2 is cleared to 0 by a reset, ECH and ECL operate as a 16-bit event counter after a reset. They can also be used as a 16-bit event counter by carrying out the software processing shown in the example in figure 9.20. The operating clock source is asynchronous event input from the AEVL pin. When the next clock is input after the count value reaches H'FF in both ECH and ECL, ECH and ECL overflow from H'FFFF to H'0000, the OVH flag is set to 1 in ECCSR, the ECH and ECL count values each return to H'00, and counting up is restarted. When overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU. Rev. 1.00 May 30, 2008 Page 280 of 484 REJ09B0436-0100 Section 9 Timers (2) 8-bit Event Counter Operation When bit CH2 is set to 1 in ECCSR, ECH and ECL operate as independent 8-bit event counters. Figure 9.21 shows an example of the software processing when ECH and ECL are used as 8-bit event counters. Start Set CH2 to 1 Clear CUEH, CUEL, CRCH, and CRCL to 0 Clear OVH, OVL to 0 Set CUEH, CUEL, CRCH, and CRCL to 1 End Figure 9.21 Example of Software Processing when Using ECH and ECL as 8-Bit Event Counters ECH and ECL can be used as 8-bit event counters by carrying out the software processing shown in the example in figure 9.21. The 8-bit event counter operating clock source is asynchronous event input from the AEVH pin for ECH, and asynchronous event input from the AEVL pin for ECL. When the next clock is input after the ECH count value reaches H'FF, ECH overflows, the OVH flag is set to 1 in ECCSR, the ECH count value returns to H'00, and counting up is restarted. Similarly, when the next clock is input after the ECL count value reaches H'FF, ECL overflows, the OVL flag is set to 1 in ECCSR, the ECL count value returns to H'00, and counting up is restarted. When overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU. Rev. 1.00 May 30, 2008 Page 281 of 484 REJ09B0436-0100 Section 9 Timers 9.7.4 Asynchronous Event Counter Operation Modes Asynchronous event counter operation modes are shown in table 9.21. Table 9.21 Asynchronous Event Counter Operation Modes Operation Mode ECCSR ECH ECL Reset Active Reset Reset Reset Sleep Watch Subactive Subsleep Standby Module Standby Held Functions Functions Held* Functions Functions Held* Functions Functions Functions* Functions Functions Functions* Halted Functions Functions Functions* Functions Functions Functions* Halted Note: * When an asynchronous external event is input, the counter increments but the counter overflow H/L flags are not affected. 9.7.5 Application Notes 1. When reading the values in ECH and ECL, the correct value will not be returned if the event counter increments during the read operation. Therefore, if the counter is being used in the 8bit mode, clear bits CUEH and CUEL in ECCSR to 0 before reading ECH or ECL. If the counter is being used in the 16-bit mode, clear CUEL only to 0 before reading ECH or ECL. 2. The maximum clock frequency to be input to the AEVH and AEVL pins is 16 MHz. In addition, ensure that the high and low widths of the clock are at least 32 ns. The duty cycle is immaterial. Mode 16-bit mode 8-bit mode 8-bit mode Active (high-speed), sleep (high-speed) Active (medium-speed), sleep (medium-speed) (/16) (/32) (/64) fOSC = 1 MHz to 16 MHz 8-bit mode Watch, subactive, subsleep, standby W = 32.768 kHz or 38.4 kHz (w/2) (w/4) (w/8) 2 * fOSC fOSC 1/2 * fOSC 1000 kHz 500 kHz 250 kHz Maximum AEVH/AEVL Pin Input Clock Frequency VCC = 2.7 to 5.5 V/16 MHz (/128) 1/4 * fOSC Rev. 1.00 May 30, 2008 Page 282 of 484 REJ09B0436-0100 Section 9 Timers 3. When AEC uses with 16-bit mode, set CUEH in ECCSR to "1" first, set CRCH in ECCSR to "1" second, or set both CUEH and CRCH to "1" at same time before clock entry. While AEC is operating on 16-bit mode, do not change CUEH. Otherwise, ECH will be miscounted up. Also, to reset the counter, clear CRCH and CRCL to 0 simultaneously or clear CRCL and CRCH to 0 sequentially, in that order. Rev. 1.00 May 30, 2008 Page 283 of 484 REJ09B0436-0100 Section 9 Timers Rev. 1.00 May 30, 2008 Page 284 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Section 10 Serial Communication Interface 10.1 Overview This LSI is provided with two serial communication interfaces, SCI3-1 and SCI3-2. These two SCIs have identical functions. In this manual, the generic term SCI3 is used to refer to both SCIs. Serial communication interface 3 (SCI3) can carry out serial data communication in either asynchronous or synchronous mode. 10.1.1 Features Features of SCI3 are listed below. * Choice of asynchronous or synchronous mode for serial data communication Asynchronous mode Serial data communication is performed asynchronously, with synchronization provided character by character. In this mode, serial data can be exchanged with standard asynchronous communication LSIs such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). There is a choice of 16 data transfer formats. Data length Stop bit length Parity Receive error detection Break detection 7, 8, 5 bits 1 or 2 bits Even, odd, or none Parity, overrun, and framing errors Break detected by reading the RXD3x pin level directly when a framing error occurs Rev. 1.00 May 30, 2008 Page 285 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Synchronous mode Serial data communication is synchronized with a clock. In his mode, serial data can be exchanged with another LSI that has a synchronous communication function. Data length Receive error detection 8 bits Overrun errors * Full-duplex communication Separate transmission and reception units are provided, enabling transmission and reception to be carried out simultaneously. The transmission and reception units are both double-buffered, allowing continuous transmission and reception. * On-chip baud rate generator, allowing any desired bit rate to be selected * Choice of an internal or external clock as the transmit/receive clock source * Six interrupt sources: transmit end, transmit data empty, receive data full, overrun error, framing error, and parity error Rev. 1.00 May 30, 2008 Page 286 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface 10.1.2 Block Diagram Figure 10.1 shows a block diagram of SCI3. SCK 3x External clock Internal clock (/64, /16, w/2, ) Baud rate generator BRC Clock BRR Transmit/receive control circuit SCR3 SSR TXD SPCR RXD TSR TDR RSR RDR Interrupt request (TEI, TXI, RXI, ERI) Legend: RSR: RDR: TSR: TDR: SMR: SCR3: SSR: BRR: BRC: SPCR: Receive shift register Receive data register Transmit shift register Transmit data register Serial mode register Serial control register 3 Serial status register Bit rate register Bit rate counter Serial port control register Figure 10.1 SCI3 Block Diagram Rev. 1.00 May 30, 2008 Page 287 of 484 REJ09B0436-0100 Internal data bus SMR Section 10 Serial Communication Interface 10.1.3 Pin Configuration Table 10.1 shows the SCI3 pin configuration. Table 10.1 Pin Configuration Name SCI3 clock SCI3 receive data input SCI3 transmit data output Abbr. SCK3x RXD3x TXD3x I/O I/O Input Output Function SCI3 clock input/output SCI3 receive data input SCI3 transmit data output 10.1.4 Register Configuration Table 10.2 shows the SCI3 register configuration. Table 10.2 Registers Name Serial mode register Bit rate register Serial control register 3 Transmit data register Serial status register Receive data register Transmit shift register Receive shift register Bit rate counter Clock stop register 1 Serial port control register Abbr. SMR BRR SCR3 TDR SSR RDR TSR RSR BRC CKSTPR1 SPCR R/W R/W R/W R/W R/W R/W R Protected Protected Protected R/W R/W Initial Value H'00 H'FF H'00 H'FF H'84 H'00 -- -- -- H'FF H'C0 Address H'FFA8/FF98 H'FFA9/FF99 H'FFAA/FF9A H'FFAB/FF9B H'FFAC/FF9C H'FFAD/FF9D -- -- -- H'FFFA H'FF91 Rev. 1.00 May 30, 2008 Page 288 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface 10.2 10.2.1 Bit Register Descriptions Receive Shift Register (RSR) 7 6 5 4 3 2 1 0 Read/Write -- -- -- -- -- -- -- -- RSR is a register used to receive serial data. Serial data input to RSR from the RXD3x pin is set in the order in which it is received, starting from the LSB (bit 0), and converted to parallel data. When one byte of data is received, it is transferred to RDR automatically. RSR cannot be read or written directly by the CPU. 10.2.2 Bit Initial value Read/Write Receive Data Register (RDR) 7 RDR7 0 R 6 RDR6 0 R 5 RDR5 0 R 4 RDR4 0 R 3 RDR3 0 R 2 RDR2 0 R 1 RDR1 0 R 0 RDR0 0 R RDR is an 8-bit register that stores received serial data. When reception of one byte of data is finished, the received data is transferred from RSR to RDR, and the receive operation is completed. RSR is then able to receive data. RSR and RDR are double-buffered, allowing consecutive receive operations. RDR is a read-only register, and cannot be written by the CPU. RDR is initialized to H'00 upon reset, and in standby, module standby or watch mode. Rev. 1.00 May 30, 2008 Page 289 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface 10.2.3 Bit Transmit Shift Register (TSR) 7 6 5 4 3 2 1 0 Read/Write -- -- -- -- -- -- -- -- TSR is a register used to transmit serial data. Transmit data is first transferred from TDR to TSR, and serial data transmission is carried out by sending the data to the TXD3x pin in order, starting from the LSB (bit 0). When one byte of data is transmitted, the next byte of transmit data is transferred to TDR, and transmission started, automatically. Data transfer from TDR to TSR is not performed if no data has been written to TDR (if bit TDRE is set to 1 in the serial status register (SSR)). TSR cannot be read or written directly by the CPU. 10.2.4 Bit Initial value Read/Write Transmit Data Register (TDR) 7 TDR7 1 R/W 6 TDR6 1 R/W 5 TDR5 1 R/W 4 TDR4 1 R/W 3 TDR3 1 R/W 2 TDR2 1 R/W 1 TDR1 1 R/W 0 TDR0 1 R/W TDR is an 8-bit register that stores transmit data. When TSR is found to be empty, the transmit data written in TDR is transferred to TSR, and serial data transmission is started. Continuous transmission is possible by writing the next transmit data to TDR during TSR serial data transmission. TDR can be read or written by the CPU at any time. TDR is initialized to H'FF upon reset, and in standby, module standby, or watch mode. Rev. 1.00 May 30, 2008 Page 290 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface 10.2.5 Bit Serial Mode Register (SMR) 7 COM 0 R/W 6 CHR 0 R/W 5 PE 0 R/W 4 PM 0 R/W 3 STOP 0 R/W 2 MP 0 R/W 1 CKS1 0 R/W 0 CKS0 0 R/W Initial value Read/Write SMR is an 8-bit register used to set the serial data transfer format and to select the clock source for the baud rate generator. SMR can be read or written by the CPU at any time. SMR is initialized to H'00 upon reset, and in standby, module standby, or watch mode. Bit 7: Communication mode (COM) Bit 7 selects whether SCI3 operates in asynchronous mode or synchronous mode. Bit 7 COM 0 1 Description Asynchronous mode Synchronous mode (initial value) Bit 6: Character length (CHR) Bit 6 selects either 7 or 8 bits as the data length to be used in asynchronous mode. In synchronous mode the data length is always 8 bits, irrespective of the bit 6 setting. Bit 6 CHR 0 1 Description 8-bit data/5-bit data*2 7-bit data*1/5-bit data*2 (initial value) Notes: 1. When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted. 2. When 5-bit data is selected, set both PE and MP to 1. The three most significant bits (bits 7, 6, and 5) of TDR are not transmitted. Rev. 1.00 May 30, 2008 Page 291 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 5: Parity enable (PE) Bit 5 selects whether a parity bit is to be added during transmission and checked during reception in asynchronous mode. In synchronous mode parity bit addition and checking is not performed, irrespective of the bit 5 setting. Bit 5 PE 0 1 Description Parity bit addition and checking disabled*2 Parity bit addition and checking enabled*1*2 (initial value) Notes: 1. When PE is set to 1, even or odd parity, as designated by bit PM, is added to transmit data before it is sent, and the received parity bit is checked against the parity designated by bit PM. 2. For the case where 5-bit data is selected, see table 10.11. Bit 4: Parity mode (PM) Bit 4 selects whether even or odd parity is to be used for parity addition and checking. The PM bit setting is only valid in asynchronous mode when bit PE is set to 1, enabling parity bit addition and checking. The PM bit setting is invalid in synchronous mode, and in asynchronous mode if parity bit addition and checking is disabled. Bit 4 PM 0 1 Description Even parity*1 Odd parity*2 (initial value) Notes: 1. When even parity is selected, a parity bit is added in transmission so that the total number of 1 bits in the transmit data plus the parity bit is an even number; in reception, a check is carried out to confirm that the number of 1 bits in the receive data plus the parity bit is an even number. 2. When odd parity is selected, a parity bit is added in transmission so that the total number of 1 bits in the transmit data plus the parity bit is an odd number; in reception, a check is carried out to confirm that the number of 1 bits in the receive data plus the parity bit is an odd number. Rev. 1.00 May 30, 2008 Page 292 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 3: Stop bit length (STOP) Bit 3 selects 1 bit or 2 bits as the stop bit length is asynchronous mode. The STOP bit setting is only valid in asynchronous mode. When synchronous mode is selected the STOP bit setting is invalid since stop bits are not added. Bit 3 STOP 0 1 Description 1 stop bit*1 2 stop bits*2 (initial value) Notes: 1. In transmission, a single 1 bit (stop bit) is added at the end of a transmit character. 2. In transmission, two 1 bits (stop bits) are added at the end of a transmit character. In reception, only the first of the received stop bits is checked, irrespective of the STOP bit setting. If the second stop bit is 1 it is treated as a stop bit, but if 0, it is treated as the start bit of the next transmit character. Bit 2: 5-Bit Communication (MP) Bit 2 can set the 5-bit communication format. When this bit is set to 1, the 5-bit communication format is enabled. When writing 1 to this bit, always write 1 to bit 5 (RE) at the same time. Bit 2 MP 0 1 Note: * Description 7/8-bit communication format* 5-bit communication format* For the case where 5-bit data is selected, see table 10.11. (initial value) Rev. 1.00 May 30, 2008 Page 293 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bits 1 and 0: Clock select 1, 0 (CKS1, CKS0) Bits 1 and 0 choose /64, /16, w/2, or as the clock source for the baud rate generator. For the relation between the clock source, bit rate register setting, and baud rate, see section 10.2.8, Bit rate register (BRR). Bit 1 CKS1 0 0 1 1 Bit 0 CKS0 0 1 0 1 Description clock w/2 clock*1/ w clock*2 /16 clock /64 clock (initial value) Notes: 1. w/2 clock in active (medium-speed/high-speed) mode and sleep mode 2. w clock in subactive mode and subsleep mode In subactive or subsleep mode, SCI3 can be operated when CPU clock is w/2 only. 10.2.6 Bit Serial Control Register 3 (SCR3) 7 TIE 0 R/W 6 RIE 0 R/W 5 TE 0 R/W 4 RE 0 R/W 3 MPIE 0 R/W 2 TEIE 0 R/W 1 CKE1 0 R/W 0 CKE0 0 R/W Initial value Read/Write SCR3 is an 8-bit register for selecting transmit or receive operation, the asynchronous mode clock output, interrupt request enabling or disabling, and the transmit/receive clock source. SCR3 can be read or written by the CPU at any time. SCR3 is initialized to H'00 upon reset, and in standby, module standby or watch mode. Rev. 1.00 May 30, 2008 Page 294 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 7: Transmit interrupt enable (TIE) Bit 7 selects enabling or disabling of the transmit data empty interrupt request (TXI) when transmit data is transferred from the transmit data register (TDR) to the transmit shift register (TSR), and bit TDRE in the serial status register (SSR) is set to 1. TXI can be released by clearing bit TDRE or bit TIE to 0. Bit 7 TIE 0 1 Description Transmit data empty interrupt request (TXI) disabled Transmit data empty interrupt request (TXI) enabled (initial value) Bit 6: Receive interrupt enable (RIE) Bit 6 selects enabling or disabling of the receive data full interrupt request (RXI) and the receive error interrupt request (ERI) when receive data is transferred from the receive shift register (RSR) to the receive data register (RDR), and bit RDRF in the serial status register (SSR) is set to 1. There are three kinds of receive error: overrun, framing, and parity. RXI can be released by clearing bit RDRF or the FER, PER, or OER error flag to 0, or by clearing bit RIE to 0. Bit 6 RIE 0 1 Description Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled (initial value) Rev. 1.00 May 30, 2008 Page 295 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 5: Transmit enable (TE) Bit 5 selects enabling or disabling of the start of transmit operation. Bit 5 TE 0 1 Description Transmit operation disabled*1 (TXD pin is I/O port) Transmit operation enabled*2 (TXD pin is transmit data pin) (initial value) Notes: 1. Bit TDRE in SSR is fixed at 1. 2. When transmit data is written to TDR in this state, bit TDR in SSR is cleared to 0 and serial data transmission is started. Be sure to carry out serial mode register (SMR) settings, and setting of bit SPC31 or SPC32 in SPCR, to decide the transmission format before setting bit TE to 1. Bit 4: Receive enable (RE) Bit 4 selects enabling or disabling of the start of receive operation. Bit 4 RE 0 1 Description Receive operation disabled*1 (RXD pin is I/O port) Receive operation enabled*2 (RXD pin is receive data pin) (initial value) Notes: 1. Note that the RDRF, FER, PER, and OER flags in SSR are not affected when bit RE is cleared to 0, and retain their previous state. 2. In this state, serial data reception is started when a start bit is detected in asynchronous mode or serial clock input is detected in synchronous mode. Be sure to carry out serial mode register (SMR) settings to decide the reception format before setting bit RE to 1. Bit 3: Reserved (MPIE) Bit 3 is reserved. Rev. 1.00 May 30, 2008 Page 296 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 2: Transmit end interrupt enable (TEIE) Bit 2 selects enabling or disabling of the transmit end interrupt request (TEI) if there is no valid transmit data in TDR when MSB data is to be sent. Bit 2 TEIE 0 1 Note: * Description Transmit end interrupt request (TEI) disabled Transmit end interrupt request (TEI) enabled* (initial value) TEI can be released by clearing bit TDRE to 0 and clearing bit TEND to 0 in SSR, or by clearing bit TEIE to 0. Bits 1 and 0: Clock enable 1 and 0 (CKE1, CKE0) Bits 1 and 0 select the clock source and enabling or disabling of clock output from the SCK3x pin. The combination of CKE1 and CKE0 determines whether the SCK3x pin functions as an I/O port, a clock output pin, or a clock input pin. The CKE0 bit setting is only valid in case of internal clock operation (CKE1 = 0) in asynchronous mode. In synchronous mode, or when external clock operation is used (CKE1 = 1), bit CKE0 should be cleared to 0. After setting bits CKE1 and CKE0, set the operating mode in the serial mode register (SMR). For details on clock source selection, see table 10.9 in 10.3.1, Overview. Rev. 1.00 May 30, 2008 Page 297 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 1 CKE1 0 Bit 0 CKE0 0 Description Communication Mode Asynchronous Synchronous Clock Source Internal clock Internal clock Internal clock Reserved External clock External clock Reserved Reserved Clock input*3 Serial clock input SCK3x Pin Function I/O port*1 Serial clock output*1 Clock output*2 0 1 Asynchronous Synchronous 1 0 Asynchronous Synchronous 1 1 Asynchronous Synchronous Notes: 1. Initial value 2. A clock with the same frequency as the bit rate is output. 3. Input a clock with a frequency 16 times the bit rate. 10.2.7 Bit Serial Status Register (SSR) 7 TDRE 1 R/(W)* 6 RDRF 0 R/(W)* 5 OER 0 R/(W)* 4 FER 0 R/(W)* 3 PER 0 R/(W)* 2 TEND 1 R 1 MPBR 0 R 0 MPBT 0 R/W Initial value Read/Write Note: * Only a write of 0 for flag clearing is possible. SSR is an 8-bit register containing status flags that indicate the operational status of SCI3. SSR can be read or written by the CPU at any time, but only a write of 1 is possible to bits TDRE, RDRF, OER, PER, and FER. In order to clear these bits by writing 0, 1 must first be read. Bits TEND and MPBR are read-only bits, and cannot be modified. SSR is initialized to H'84 upon reset, and in standby, module standby, or watch mode. Rev. 1.00 May 30, 2008 Page 298 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 7: Transmit data register empty (TDRE) Bit 7 indicates that transmit data has been transferred from TDR to TSR. Bit 7 TDRE 0 Description Transmit data written in TDR has not been transferred to TSR Clearing conditions: After reading TDRE = 1, cleared by writing 0 to TDRE When data is written to TDR by an instruction 1 Transmit data has not been written to TDR, or transmit data written in TDR has been transferred to TSR Setting conditions: When bit TE in SCR3 is cleared to 0 When data is transferred from TDR to TSR (initial value) Rev. 1.00 May 30, 2008 Page 299 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 6: Receive data register full (RDRF) Bit 6 indicates that received data is stored in RDR. Bit 6 RDRF 0 Description There is no receive data in RDR Clearing conditions: After reading RDRF = 1, cleared by writing 0 to RDRF When RDR data is read by an instruction 1 There is receive data in RDR Setting condition: When reception ends normally and receive data is transferred from RSR to RDR Note: If an error is detected in the receive data, or if the RE bit in SCR3 has been cleared to 0, RDR and bit RDRF are not affected and retain their previous state. Note that if data reception is completed while bit RDRF is still set to 1, an overrun error (OER) will result and the receive data will be lost. (initial value) Bit 5: Overrun error (OER) Bit 5 indicates that an overrun error has occurred during reception. Bit 5 OER 0 Description Reception in progress or completed*1 Clearing condition: 1 After reading OER = 1, cleared by writing 0 to OER An overrun error has occurred during reception*2 Setting condition: When reception is completed with RDRF set to 1 Notes: 1. When bit RE in SCR3 is cleared to 0, bit OER is not affected and retains its previous state. 2. RDR retains the receive data it held before the overrun error occurred, and data received after the error is lost. Reception cannot be continued with bit OER set to 1, and in synchronous mode, transmission cannot be continued either. (initial value) Rev. 1.00 May 30, 2008 Page 300 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 4: Framing error (FER) Bit 4 indicates that a framing error has occurred during reception in asynchronous mode. Bit 4 FER 0 Description Reception in progress or completed*1 Clearing condition: After reading FER = 1, cleared by writing 0 to FER 1 A framing error has occurred during reception Setting condition: When the stop bit at the end of the receive data is checked for a value of 1 at the end 2 of reception, and the stop bit is 0* Notes: 1. When bit RE in SCR3 is cleared to 0, bit FER is not affected and retains its previous state. 2. Note that, in 2-stop-bit mode, only the first stop bit is checked for a value of 1, and the second stop bit is not checked. When a framing error occurs the receive data is transferred to RDR but bit RDRF is not set. Reception cannot be continued with bit FER set to 1. In synchronous mode, neither transmission nor reception is possible when bit FER is set to 1. (initial value) Rev. 1.00 May 30, 2008 Page 301 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 3: Parity error (PER) Bit 3 indicates that a parity error has occurred during reception with parity added in asynchronous mode. Bit 3 PER 0 Description Reception in progress or completed* Clearing condition: 1 After reading PER = 1, cleared by writing 0 to PER A parity error has occurred during reception*2 Setting condition: When the number of 1 bits in the receive data plus parity bit does not match the parity designated by bit PM in the serial mode register (SMR) Notes: 1. When bit RE in SCR3 is cleared to 0, bit PER is not affected and retains its previous state. 2. Receive data in which it a parity error has occurred is still transferred to RDR, but bit RDRF is not set. Reception cannot be continued with bit PER set to 1. In synchronous mode, neither transmission nor reception is possible when bit FER is set to 1. 1 (initial value) Bit 2: Transmit end (TEND) Bit 2 indicates that bit TDRE is set to 1 when the last bit of a transmit character is sent. Bit 2 is a read-only bit and cannot be modified. Bit 2 TEND 0 Description Transmission in progress Clearing conditions: After reading TDRE = 1, cleared by writing 0 to TDRE When data is written to TDR by an instruction 1 Transmission ended Setting conditions: When bit TE in SCR3 is cleared to 0 When bit TDRE is set to 1 when the last bit of a transmit character is sent (initial value) Rev. 1.00 May 30, 2008 Page 302 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 1: Reserved (MPBR) Bit 1 is reserved. It is a read-only bit and cannot be modified. Bit 0: Reserved (MPBT) Bit 0 is reserved. The write value should always be 0. 10.2.8 Bit Initial value Read/Write Bit Rate Register (BRR) 7 BRR7 1 R/W 6 BRR6 1 R/W 5 BRR5 1 R/W 4 BRR4 1 R/W 3 BRR3 1 R/W 2 BRR2 1 R/W 1 BRR1 1 R/W 0 BRR0 1 R/W BRR is an 8-bit register that designates the transmit/receive bit rate in accordance with the baud rate generator operating clock selected by bits CKS1 and CKS0 of the serial mode register (SMR). BRR can be read or written by the CPU at any time. BRR is initialized to H'FF upon reset, and in standby, module standby, or watch mode. Table 10.3 shows examples of BRR settings in asynchronous mode. The values shown are for active (high-speed) mode. Rev. 1.00 May 30, 2008 Page 303 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Table 10.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1) OSC 32.8 kHz Bit Rate (bit/s) 110 150 200 250 300 600 1200 2400 4800 9600 19200 31250 38400 n N Error (%) n 38.4 kHz N -- 3 2 -- 1 0 -- -- -- -- -- -- -- Error (%) n -- 0 0 -- 0 0 -- -- -- -- -- -- -- -- 2 0 0 0 0 0 0 -- -- -- 0 -- 2 MHz N -- 12 Error (%) n -- 0.16 2 3 3 0 3 3 2 2 0 0 0 -- 0 2.4576 MHz N 21 3 2 Error (%) n -0.83 -- 0 0 2 -- 4 MHz N -- 25 -- Error (%) -- 0.16 -- Cannot be used, -- as error 0 exceeds 3% 0 -- 0 0 -- -- -- -- -- -- -- 155 0.16 124 0 103 0.16 51 25 12 -- -- -- 0 -- 0.16 0.16 0.16 -- -- -- 0 -- 153 -0.26 0 1 0 1 0 7 3 1 -- 0 0 0 0 0 0 0 0 -- 0 2 0 0 0 0 -- -- 0 -- 249 0 12 0.16 103 0.16 51 25 12 -- -- 1 -- 0.16 0.16 0.16 -- -- 0 -- Rev. 1.00 May 30, 2008 Page 304 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Table 10.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2) OSC 10 MHz Bit Rate (bit/s) 110 150 200 250 300 600 1200 2400 4800 9600 19200 31250 38400 n 2 2 2 2 -- -- 0 0 -- -- -- 0 -- N 88 64 48 38 -- -- Error (%) n -0.25 2 0.16 2 16 MHz N Error (%) 141 0.03 103 0.16 77 62 51 25 0.16 -0.79 0.16 0.16 -0.35 2 0.16 -- -- 2 2 2 0 0 0 0 0 0 -- 129 0.16 64 -- -- -- 4 -- 0.16 -- -- -- 0 -- 207 0.16 103 0.16 51 25 12 7 -- 0.16 0.16 0.16 0 -- Notes: 1. The setting should be made so that the error is not more than 1%. 2. The value set in BRR is given by the following equation: N= where B: N: OSC: n: OSC (64 x 22n x B) -1 Bit rate (bit/s) Baud rate generator BRR setting (0 N 255) Value of OSC (Hz) Baud rate generator input clock number (n = 0, 2, or 3) (The relation between n and the clock is shown in table 10.4.) 3. The error in table 10.3 is the value obtained from the following equation, rounded to two decimal places. B (rate obtained from n, N, OSC) -- R(bit rate in left-hand column in table 10.3.) Error (%) = R (bit rate in left-hand column in table 10.3.) x 100 Rev. 1.00 May 30, 2008 Page 305 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Table 10.4 Relation between n and Clock SMR Setting n 0 0 2 3 Clock w/2*1/w*2 /16 /64 CKS1 0 0 1 1 CKS0 0 1 0 1 Notes: 1. w/2 clock in active (medium-speed/high-speed) mode and sleep mode 2. w clock in subactive mode and subsleep mode In subactive or subsleep mode, SCI3 can be operated when CPU clock is w/2 only. Table 10.5 shows the maximum bit rate for each frequency. The values shown are for active (highspeed) mode. Table 10.5 Maximum Bit Rate for Each Frequency (Asynchronous Mode) Setting OSC (MHz) 0.0384* 2 2.4576 4 10 16 Maximum Bit Rate (bit/s) 600 31250 38400 62500 156250 250000 n 0 0 0 0 0 0 N 0 0 0 0 0 0 *: When SMR is set up to CKS1 = "0", CKS0 = "1". Table 10.6 shows examples of BRR settings in synchronous mode. The values shown are for active (high-speed) mode. Rev. 1.00 May 30, 2008 Page 306 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Table 10.6 Examples of BRR Settings for Various Bit Rates (Synchronous Mode) OSC Bit Rate (bit/s) 200 250 300 500 1K 2.5K 5K 10K 25K 50K 100K 250K 500K 1M Blank: Cannot be set. --: A setting can be made, but an error will result. 38.4 kHz n 0 -- 2 N 23 -- 0 Error n 0 -- 0 -- -- -- -- 0 0 0 0 0 0 -- 0 2 MHz N -- -- -- -- Error n -- -- -- -- -- 2 -- -- -- 0 0 0 0 0 0 0 0 4 MHz N -- Error n -- -- -- -- -- -- -- 0 0 0 0 -- 0 -- -- 10 MHz N -- -- -- -- -- -- Error n -- -- -- -- -- -- -- 3 -- 2 2 2 2 0 0 0 0 0 0 0 16 MHz N -- Error -- 124 0 -- -- -- -- -- -- 124 0 -- -- 249 0 124 0 49 24 0 0 249 0 99 49 24 9 4 -- 0 0 0 0 0 0 -- 0 199 0 99 49 19 9 4 1 0 0 0 0 0 0 0 0 249 0 124 0 49 24 -- 4 -- -- 0 0 -- 0 -- -- 199 0 79 39 19 7 3 1 0 0 0 0 0 0 Notes: The value set in BRR is given by the following equation: N= where B: N: OSC: n: OSC (8 x 22n x B) -1 Bit rate (bit/s) Baud rate generator BRR setting (0 N 255) Value of OSC (Hz) Baud rate generator input clock number (n = 0, 2, or 3) (The relation between n and the clock is shown in table 10.7.) Rev. 1.00 May 30, 2008 Page 307 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Table 10.7 Relation between n and Clock SMR Setting n 0 0 2 3 Clock w/2*1/w*2 /16 /64 CKS1 0 0 1 1 CKS0 0 1 0 1 Notes: 1. w/2 clock in active (medium-speed/high-speed) mode and sleep mode 2. w clock in subactive mode and subsleep mode In subactive or subsleep mode, SCI3 can be operated when CPU clock is w/2 only. 10.2.9 Bit Clock Stop Register 1 (CKSTPR1) 7 -- 6 5 4 3 2 1 0 S31CKSTP S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP Initial value Read/Write 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bits relating to SCI3 are described here. For details of the other bits, see the sections on the relevant modules. Bit 6: SCI31 module standby mode control (S31CKSTP) Bit 6 controls setting and clearing of module standby mode for SCI31. S31CKSTP 0 1 Description SCI31 is set to module standby mode SCI31 module standby mode is cleared (initial value) Note: All SCI31 register is initialized in module standby mode. Rev. 1.00 May 30, 2008 Page 308 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 5: SCI32 module standby mode control (S32CKSTP) Bit 5 controls setting and clearing of module standby mode for SCI32. S32CKSTP 0 1 Description SCI32 is set to module standby mode SCI32 module standby mode is cleared (initial value) Note: All SCI32 register is initialized in module standby mode. 10.2.10 Bit Serial Port Control Register (SPCR) 7 -- 1 -- 6 -- 1 -- 5 SPC32 0 R/W 4 SPC31 0 R/W 3 0 R/W 2 0 R/W 1 0 R/W 0 0 R/W SCINV3 SCINV2 SCINV1 SCINV0 Initial value Read/Write SPCR is an 8-bit readable/writable register that performs RXD31, RXD32, TXD31, and TXD32 pin input/output data inversion switching. SPCR is initialized to H'C0 by a reset. Bits 7 and 6: Reserved bits Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified. Bit 5: P42/TXD32 pin function switch (SPC32) This bit selects whether pin P42/TXD32 is used as P42 or as TXD32. Bit 5 SPC32 0 1 Note: * Description Functions as P42 I/O pin Functions as TXD32 output pin* Set the TE bit in SCR3 after setting this bit to 1. (initial value) Rev. 1.00 May 30, 2008 Page 309 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 4: P35/TXD31 pin function switch (SPC31) This bit selects whether pin P35/TXD31 is used as P35 or as TXD31. Bit 4 SPC31 0 1 Note: * Description Functions as P35 I/O pin Functions as TXD31 output pin* Set the TE bit in SCR3 after setting this bit to 1. (initial value) Bit 3: TXD32 pin output data inversion switch Bit 3 specifies whether or not TXD32 pin output data is to be inverted. Bit 3 SCINV3 0 1 Description TXD32 output data is not inverted TXD32 output data is inverted (initial value) Bit 2: RXD32 pin input data inversion switch Bit 2 specifies whether or not RXD32 pin input data is to be inverted. Bit 2 SCINV2 0 1 Description RXD32 input data is not inverted RXD32 input data is inverted (initial value) Bit 1: TXD31 pin output data inversion switch Bit 1 specifies whether or not TXD31 pin output data is to be inverted. Bit 1 SCINV1 0 1 Description TXD31 output data is not inverted TXD31 output data is inverted (initial value) Rev. 1.00 May 30, 2008 Page 310 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Bit 0: RXD31 pin input data inversion switch Bit 0 specifies whether or not RXD31 pin input data is to be inverted. Bit 0 SCINV0 0 1 Description RXD31 input data is not inverted RXD31 input data is inverted (initial value) Rev. 1.00 May 30, 2008 Page 311 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface 10.3 10.3.1 Operation Overview SCI3 can perform serial communication in two modes: asynchronous mode in which synchronization is provided character by character, and synchronous mode in which synchronization is provided by clock pulses. The serial mode register (SMR) is used to select asynchronous or synchronous mode and the data transfer format, as shown in table 10.8. The clock source for SCI3 is determined by bit COM in SMR and bits CKE1 and CKE0 in SCR3, as shown in table 10.9. (1) Synchronous Mode * Choice of 5-, 7-, or 8-bit data length * Choice of parity addition, and addition of 1 or 2 stop bits. (The combination of these parameters determines the data transfer format and the character length.) * Framing error (FER), parity error (PER), overrun error (OER), and break detection during reception * Choice of internal or external clock as the clock source When internal clock is selected: SCI3 operates on the baud rate generator clock, and a clock with the same frequency as the bit rate can be output. When external clock is selected: A clock with a frequency 16 times the bit rate must be input. (The on-chip baud rate generator is not used.) (2) Synchronous Mode * Data transfer format: Fixed 8-bit data length * Overrun error (OER) detection during reception * Choice of internal or external clock as the clock source When internal clock is selected: SCI3 operates on the baud rate generator clock, and a serial clock is output. When external clock is selected: The on-chip baud rate generator is not used, and SCI3 operates on the input serial clock. Rev. 1.00 May 30, 2008 Page 312 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Table 10.8 SMR Settings and Corresponding Data Transfer Formats SMR Bit 7 Bit 6 COM CHR 0 0 Bit 2 MP 0 Bit 5 PE 0 Bit 3 STOP Mode 0 1 1 0 1 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 1 0 0 1 1 0 1 1 * 0 * * Setting prohibited Asynchronous 5-bit data mode Setting prohibited Asynchronous 5-bit data mode Synchronous mode 8-bit data Yes 1 bit 2 bits No No *: Don't care No 1 bit 2 bits Yes 7-bit data No Data Transfer Format Data Length Parity Bit No Stop Bit Length 1 bit 2 bits Yes 1 bit 2 bits 1 bit 2 bits 1 bit 2 bits Asynchronous 8-bit data mode Rev. 1.00 May 30, 2008 Page 313 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Table 10.9 SMR and SCR3 Settings and Clock Source Selection SMR SCR3 Bit 0 Clock Source Transmit/Receive Clock SCK3x Pin Function I/O port (SCK3x pin not used) Outputs clock with same frequency as bit rate Outputs clock with frequency 16 times bit rate Outputs serial clock Inputs serial clock Bit 7 Bit 1 COM CKE1 CKE0 Mode 0 0 0 1 1 1 0 1 0 1 1 1 0 1 0 0 0 1 1 1 Synchronous mode Asynchronous Internal mode External Internal External Reserved (Do not specify these combinations) Rev. 1.00 May 30, 2008 Page 314 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface (3) Interrupts and Continuous Transmission/Reception SCI3 can carry out continuous reception using RXI and continuous transmission using TXI. These interrupts are shown in table 10.10. Table 10.10 Transmit/Receive Interrupts Interrupt RXI Flags RDRF RIE Interrupt Request Conditions When serial reception is performed normally and receive data is transferred from RSR to RDR, bit RDRF is set to 1, and if bit RIE is set to 1 at this time, RXI is enabled and an interrupt is requested. (See figure 10.2(a).) When TSR is found to be empty (on completion of the previous transmission) and the transmit data placed in TDR is transferred to TSR, bit TDRE is set to 1. If bit TIE is set to 1 at this time, TXI is enabled and an interrupt is requested. (See figure 10.2(b).) When the last bit of the character in TSR is transmitted, if bit TDRE is set to 1, bit TEND is set to 1. If bit TEIE is set to 1 at this time, TEI is enabled and an interrupt is requested. (See figure 10.2(c).) Notes The RXI interrupt routine reads the receive data transferred to RDR and clears bit RDRF to 0. Continuous reception can be performed by repeating the above operations until reception of the next RSR data is completed. The TXI interrupt routine writes the next transmit data to TDR and clears bit TDRE to 0. Continuous transmission can be performed by repeating the above operations until the data transferred to TSR has been transmitted. TEI indicates that the next transmit data has not been written to TDR when the last bit of the transmit character in TSR is sent. TXI TDRE TIE TEI TEND TEIE Rev. 1.00 May 30, 2008 Page 315 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface RDR RDR RSR (reception in progress) RXD3x pin RDRF = 0 RXD3x pin RSR (reception completed, transfer) RDRF 1 (RXI request when RIE = 1) Figure 10.2 (a) RDRF Setting and RXI Interrupt TDR (next transmit data) TDR TSR (transmission in progress) TXD3x pin TDRE = 0 TXD3x pin TSR (transmission completed, transfer) TDRE 1 (TXI request when TIE = 1) Figure 10.2 (b) TDRE Setting and TXI Interrupt TDR TDR TSR (transmission in progress) TXD3x pin TEND = 0 TXD3x pin TSR (reception completed) TEND 1 (TEI request when TEIE = 1) Figure 10.2 (c) TEND Setting and TEI Interrupt Rev. 1.00 May 30, 2008 Page 316 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface 10.3.2 Operation in Asynchronous Mode In asynchronous mode, serial communication is performed with synchronization provided character by character. A start bit indicating the start of communication and one or two stop bits indicating the end of communication are added to each character before it is sent. SCI3 has separate transmission and reception units, allowing full-duplex communication. As the transmission and reception units are both double-buffered, data can be written during transmission and read during reception, making possible continuous transmission and reception. (1) Data Transfer Format The general data transfer format in asynchronous communication is shown in figure 10.3. (LSB) Serial data Start bit Transmit/receive data (MSB) Parity bit Stop bit(s) 1 Mark state 1 bit 5, 7, or 8 bits 1 bit or none 1 or 2 bits One transfer data unit (character or frame) Figure 10.3 Data Format in Asynchronous Communication In asynchronous communication, the communication line is normally in the mark state (high level). SCI3 monitors the communication line and when it detects a space (low level), identifies this as a start bit and begins serial data communication. One transfer data character consists of a start bit (low level), followed by transmit/receive data (LSB-first format, starting from the least significant bit), a parity bit (high or low level), and finally one or two stop bits (high level). In asynchronous mode, synchronization is performed by the falling edge of the start bit during reception. The data is sampled on the 8th pulse of a clock with a frequency 16 times the bit period, so that the transfer data is latched at the center of each bit. Table 10.11 shows the 16 data transfer formats that can be set in asynchronous mode. The format is selected by the settings in the serial mode register (SMR). Rev. 1.00 May 30, 2008 Page 317 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Table 10.11 Data Transfer Formats (Asynchronous Mode) SMR CHR PE 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 MP 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 STOP 0 1 0 1 0 S 1 0 S 1 S 0 1 0 1 0 1 0 1 S S 5-bit data 7-bit data 7-bit data Setting prohibited Setting prohibited S S S S 7-bit data 7-bit data 5-bit data 5-bit data P STOP P STOP STOP STOP Serial Data Transfer Format and Frame Length 1 S S 2 3 4 5 6 7 8 9 10 11 12 STOP 8-bit data 8-bit data STOP STOP Setting prohibited Setting prohibited 8-bit data 8-bit data 5-bit data P STOP S P STOP STOP STOP STOP STOP STOP P STOP STOP P STOP STOP Legend: Start bit S: STOP: Stop bit Parity bit P: Rev. 1.00 May 30, 2008 Page 318 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface (2) Clock Either an internal clock generated by the baud rate generator or an external clock input at the SCK3x pin can be selected as the SCI3 transmit/receive clock. The selection is made by means of bit COM in SMR and bits SCE1 and CKE0 in SCR3. See table 10.9 for details on clock source selection. When an external clock is input at the SCK3x pin, the clock frequency should be 16 times the bit rate. When SCI3 operates on an internal clock, the clock can be output at the SCK3x pin. In this case the frequency of the output clock is the same as the bit rate, and the phase is such that the clock rises at the center of each bit of transmit/receive data, as shown in figure 10.4. Clock Serial data 0 D0 D1 D2 D3 D4 D5 D6 D7 0/1 1 1 1 character (1 frame) Figure 10.4 Phase Relationship between Output Clock and Transfer Data (Asynchronous Mode) (8-bit data, parity, 2 stop bits) (3) Data Transfer Operations SCI3 initialization: Before data is transferred on SCI3, bits TE and RE in SCR3 must first be cleared to 0, and then SCI3 must be initialized as follows. Note: If the operation mode or data transfer format is changed, bits TE and RE must first be cleared to 0. When bit TE is cleared to 0, bit TDRE is set to 1. Note that the RDRF, PER, FER, and OER flags and the contents of RDR are retained when RE is cleared to 0. When an external clock is used in asynchronous mode, the clock should not be stopped during operation, including initialization. When an external clock is used in synchronous mode, the clock should not be supplied during operation, including initialization. Rev. 1.00 May 30, 2008 Page 319 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Figure 10.5 shows an example of a flowchart for initializing SCI3. Start Clear bits TE and RE to 0 in SCR3 1 Set bits CKE1 and CKE0 2 Set data transfer format in SMR 1. Set clock selection in SCR3. Be sure to clear the other bits to 0. If clock output is selected in asynchronous mode, the clock is output immediately after setting bits CKE1 and CKE0. If clock output is selected for reception in synchronous mode, the clock is output immediately after bits CKE1, CKE0, and RE are set to 1. 2. Set the data transfer format in the serial mode register (SMR). 3. Write the value corresponding to the transfer rate in BRR. This operation is not necessary when an external clock is selected. 4. Wait for at least one bit period, then set bits TIE, RIE, and TEIE in SCR3, and set bits RE and TE to 1 in PMR7. Setting bits TE and RE enables the TXD3x and RXD3x pins to be used. In asynchronous mode the mark state is established when transmitting, and the idle state waiting for a start bit when receiving. 3 Set value in BRR Wait No Has 1-bit period elapsed? Yes Set bits SPC31 and SPC32 to 1 in SPCR Set bits TIE, RIE, and TEIE in SCR3, and set bits RE and TE to 1 in PMR7 4 End Figure 10.5 Example of SCI3 Initialization Flowchart Rev. 1.00 May 30, 2008 Page 320 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Transmitting: Figure 10.6 shows an example of a flowchart for data transmission. This procedure should be followed for data transmission after initializing SCI3. Start Sets bits SPC31 and SPC32 to 1 in SPCR Read bit TDRE in SSR 1 No TDRE = 1? Yes Write transmit data to TDR 1. Read the serial status register (SSR) and check that bit TDRE is set to 1, then write transmit data to the transmit data register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically. (After the TE bit is set to 1, one frame of 1s is output, then transmission is possible.) 2. When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically. 3. If a break is to be output when data transmission ends, set the port PCR to 1 and clear the port PDR to 0, then clear bit TE in SCR3 to 0. 2 Continue data transmission? No Read bit TEND in SSR Yes TEND = 1? Yes 3 No Break output? Yes Set PDR = 0, PCR = 1 No Clear bit TE to 0 in SCR3 End Figure 10.6 Example of Data Transmission Flowchart (Asynchronous Mode) Rev. 1.00 May 30, 2008 Page 321 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface SCI3 operates as follows when transmitting data. SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made. Serial data is transmitted from the TXD3x pin using the relevant data transfer format in table 10.11. When the stop bit is sent, SCI3 checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and when the stop bit has been sent, starts transmission of the next frame. If bit TDRE is set to 1, bit TEND in SSR bit is set to 1the mark state, in which 1s are transmitted, is established after the stop bit has been sent. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made. Figure 10.12 shows an example of the operation when transmitting in asynchronous mode. Start bit Serial data 1 0 D0 D1 1 frame Transmit data D7 Parity Stop Start bit bit bit 0/1 1 0 D0 Transmit data D1 1 frame D7 Parity Stop bit bit 0/1 1 Mark state 1 TDRE TEND LSI TXI request operation User processing TDRE cleared to 0 Data written to TDR TXI request TEI request Figure 10.7 Example of Operation when Transmitting in Asynchronous Mode (8-bit data, parity, 1 stop bit) Rev. 1.00 May 30, 2008 Page 322 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Receiving: Figure 10.8 shows an example of a flowchart for data reception. This procedure should be followed for data reception after initializing SCI3. Start 1 Read bits OER, PER, FER in SSR OER + PER + FER = 1? No 2 Read bit RDRF in SSR Yes 1. Read bits OER, PER, and FER in the serial status register (SSR) to determine if there is an error. If a receive error has occurred, execute receive error processing. 2. Read SSR and check that bit RDRF is set to 1. If it is, read the receive data in RDR. When the RDR data is read, bit RDRF is cleared to 0 automatically. 3. When continuing data reception, finish reading of bit RDRF and RDR before receiving the stop bit of the current frame. When the data in RDR is read, bit RDRF is cleared to 0 automatically. RDRF = 1? Yes Read receive data in RDR No 4 Receive error processing 3 Continue data reception? No Yes (A) Clear bit RE to 0 in SCR3 End Figure 10.8 Example of Data Reception Flowchart (Asynchronous Mode) Rev. 1.00 May 30, 2008 Page 323 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface 4 Start receive error processing Overrun error processing OER = 1? No FER = 1? No PER = 1? No Clear bits OER, PER, FER to 0 in SSR Parity error processing Yes Framing error processing Yes Yes Break? No 4. If a receive error has occurred, read bits OER, PER, and FER in SSR to identify the error, and after carrying out the necessary error processing, ensure that bits OER, PER, and FER are all cleared to 0. Yes Reception cannot be resumed if any of these bits is set to 1. In the case of a framing error, a break can be detected by reading the value of the RXD3x pin. (A) End of receive error processing Figure 10.8 Example of Data Reception Flowchart (Asynchronous Mode) (cont) Rev. 1.00 May 30, 2008 Page 324 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface SCI3 operates as follows when receiving data. SCI3 monitors the communication line, and when it detects a 0 start bit, performs internal synchronization and begins reception. Reception is carried out in accordance with the relevant data transfer format in table 10.11. The received data is first placed in RSR in LSB-to-MSB order, and then the parity bit and stop bit(s) are received. SCI3 then carries out the following checks. * Parity check SCI3 checks that the number of 1 bits in the receive data conforms to the parity (odd or even) set in bit PM in the serial mode register (SMR). * Stop bit check SCI3 checks that the stop bit is 1. If two stop bits are used, only the first is checked. * Status check SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR. If no receive error is found in the above checks, bit RDRF is set to 1, and the receive data is stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the error checks identify a receive error, bit OER, PER, or FER is set to 1 depending on the kind of error. Bit RDRF retains its state prior to receiving the data. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested. Table 10.12 shows the conditions for detecting a receive error, and receive data processing. Note: No further receive operations are possible while a receive error flag is set. Bits OER, FER, PER, and RDRF must therefore be cleared to 0 before resuming reception. Table 10.12 Receive Error Detection Conditions and Receive Data Processing Receive Error Overrun error Abbr. OER Detection Conditions When the next date receive operation is completed while bit RDRF is still set to 1 in SSR When the stop bit is 0 When the parity (odd or even) set in SMR is different from that of the received data Receive Data Processing Receive data is not transferred from RSR to RDR Receive data is transferred from RSR to RDR Receive data is transferred from RSR to RDR Framing error Parity error FER PER Rev. 1.00 May 30, 2008 Page 325 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Figure 10.9 shows an example of the operation when receiving in asynchronous mode. Start bit Serial data 1 0 D0 D1 1 frame Receive data D7 Parity Stop Start bit bit bit 0/1 1 0 D0 Receive data D1 1 frame D7 Parity Stop bit bit 0/1 0 Mark state (idle state) 1 RDRF FER LSI operation User processing RXI request RDRF cleared to 0 RDR data read 0 start bit detected ERI request in response to framing error Framing error processing Figure 10.9 Example of Operation when Receiving in Asynchronous Mode (8-bit data, parity, 1 stop bit) 10.3.3 Operation in Synchronous Mode In synchronous mode, SCI3 transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication. SCI3 has separate transmission and reception units, allowing full-duplex communication with a shared clock. As the transmission and reception units are both double-buffered, data can be written during transmission and read during reception, making possible continuous transmission and reception. Rev. 1.00 May 30, 2008 Page 326 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface (1) Data Transfer Format The general data transfer format in asynchronous communication is shown in figure 10.10. * Serial clock LSB Serial data Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 MSB Bit 7 * Don't care 8 bits One transfer data unit (character or frame) Don't care Note: * High level except in continuous transmission/reception Figure 10.10 Data Format in Synchronous Communication In synchronous communication, data on the communication line is output from one falling edge of the serial clock until the next falling edge. Data confirmation is guaranteed at the rising edge of the serial clock. One transfer data character begins with the LSB and ends with the MSB. After output of the MSB, the communication line retains the MSB state. When receiving in synchronous mode, SCI3 latches receive data at the rising edge of the serial clock. The data transfer format uses a fixed 8-bit data length. Parity bits cannot be added. (2) Clock Either an internal clock generated by the baud rate generator or an external clock input at the SCK3x pin can be selected as the SCI3 serial clock. The selection is made by means of bit COM in SMR and bits CKE1 and CKE0 in SCR3. See table 10.9 for details on clock source selection. When SCI3 operates on an internal clock, the serial clock is output at the SCK3x pin. Eight pulses of the serial clock are output in transmission or reception of one character, and when SCI3 is not transmitting or receiving, the clock is fixed at the high level. Rev. 1.00 May 30, 2008 Page 327 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface (3) Data Transfer Operations SCI3 initialization: Data transfer on SCI3 first of all requires that SCI3 be initialized as described in 10.3.2.3. SCI3 initialization, and shown in figure 10.5. Transmitting: Figure 10.11 shows an example of a flowchart for data transmission. This procedure should be followed for data transmission after initializing SCI3. Start Sets bits SPC31 and SPC32 to 1 in SPCR 1 Read bit TDRE in SSR No TDRE = 1? Yes Write transmit data to TDR 1. Read the serial status register (SSR) and check that bit TDRE is set to 1, then write transmit data to the transmit data register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically, the clock is output, and data transmission is started. When clock output is selected, the clock is output and data transmission started when data is written to TDR. 2. When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically. 2 Continue data transmission? No Read bit TEND in SSR Yes TEND = 1? Yes Clear bit TE to 0 in SCR3 No End Figure 10.11 Example of Data Transmission Flowchart (Synchronous Mode) Rev. 1.00 May 30, 2008 Page 328 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface SCI3 operates as follows when transmitting data. SCI3 monitors bit TDRE in SSR, and when it is cleared to 0, recognizes that data has been written to TDR and transfers data from TDR to TSR. It then sets bit TDRE to 1 and starts transmitting. If bit TIE in SCR3 is set to 1 at this time, a TXI request is made. When clock output mode is selected, SCI3 outputs 8 serial clock pulses. When an external clock is selected, data is output in synchronization with the input clock. Serial data is transmitted from the TXD3x pin in order from the LSB (bit 0) to the MSB (bit 7). When the MSB (bit 7) is sent, checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and starts transmission of the next frame. If bit TDRE is set to 1, SCI3 sets bit TEND to 1 in SSR, and after sending the MSB (bit 7), retains the MSB state. If bit TEIE in SCR3 is set to 1 at this time, a TEI request is made. After transmission ends, the SCK pin is fixed at the high level. Note: Transmission is not possible if an error flag (OER, FER, or PER) that indicates the data reception status is set to 1. Check that these error flags are all cleared to 0 before a transmit operation. Figure 10.12 shows an example of the operation when transmitting in synchronous mode. Serial clock Serial data Bit 0 Bit 1 Bit 7 Bit 0 Bit 1 Bit 6 Bit 7 1 frame TDRE TEND TXI request LSI operation User processing TDRE cleared to 0 Data written to TDR TXI request 1 frame TEI request Figure 10.12 Example of Operation when Transmitting in Synchronous Mode Rev. 1.00 May 30, 2008 Page 329 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Receiving: Figure 10.13 shows an example of a flowchart for data reception. This procedure should be followed for data reception after initializing SCI3. Start 1 Read bit OER in SSR 1. Read bit OER in the serial status register (SSR) to determine if there is an error. If an overrun error has occurred, execute overrun error processing. Yes 2. Read SSR and check that bit RDRF is set to 1. If it is, read the receive data in RDR. When the RDR data is read, bit RDRF is cleared to 0 automatically. 3. When continuing data reception, finish reading of bit RDRF and RDR before receiving the MSB (bit 7) of the current frame. When the data in RDR is read, bit RDRF is cleared to 0 automatically. 4. If an overrun error has occurred, read bit OER in SSR, and after carrying out the necessary error processing, clear bit OER to 0. Reception cannot be resumed if bit OER is set to 1. Overrun error processing OER = 1? No 2 Read bit RDRF in SSR RDRF = 1? Yes Read receive data in RDR No 4 3 Continue data reception? No Clear bit RE to 0 in SCR3 Yes 4 Start overrun error processing End Overrun error processing Clear bit OER to 0 in SSR End of overrun error processing Figure 10.13 Example of Data Reception Flowchart (Synchronous Mode) Rev. 1.00 May 30, 2008 Page 330 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface SCI3 operates as follows when receiving data. SCI3 performs internal synchronization and begins reception in synchronization with the serial clock input or output. The received data is placed in RSR in LSB-to-MSB order. After the data has been received, SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR. If this check shows that there is no overrun error, bit RDRF is set to 1, and the receive data is stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the check identifies an overrun error, bit OER is set to 1. Bit RDRF remains set to 1. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested. See table 10.12 for the conditions for detecting a receive error, and receive data processing. Note: No further receive operations are possible while a receive error flag is set. Bits OER, FER, PER, and RDRF must therefore be cleared to 0 before resuming reception. Figure 10.14 shows an example of the operation when receiving in synchronous mode. Serial clock Serial data Bit 7 Bit 0 Bit 7 Bit 0 Bit 1 Bit 6 Bit 7 1 frame RDRF OER LSI operation User processing RXI request RDRE cleared to 0 RDR data read RXI request 1 frame ERI request in response to overrun error RDR data has not been read (RDRF = 1) Overrun error processing Figure 10.14 Example of Operation when Receiving in Synchronous Mode Rev. 1.00 May 30, 2008 Page 331 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Simultaneous transmit/receive: Figure 10.15 shows an example of a flowchart for a simultaneous transmit/receive operation. This procedure should be followed for simultaneous transmission/reception after initializing SCI3. Start Sets bits SPC31 and SPC32 to 1 in SPCR 1 Read bit TDRE in SSR TDRE = 1? Yes Write transmit data to TDR No 1. Read the serial status register (SSR) and check that bit TDRE is set to 1, then write transmit data to the transmit data register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically. 2. Read SSR and check that bit RDRF is set to 1. If it is, read the receive data in RDR. When the RDR data is read, bit RDRF is cleared to 0 automatically. 3. When continuing data transmission/reception, finish reading of bit RDRF and RDR before receiving the MSB (bit 7) of the current frame. Before receiving the MSB (bit 7) of the current frame, also read TDRE = 1 to confirm that a write can be performed, then write data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically, and when the data in RDR is read, bit RDRF is cleared to 0 automatically. 4. If an overrun error has occurred, read bit OER in SSR, and after carrying out the necessary error processing, clear bit OER to 0. Transmission and reception cannot be resumed if bit OER is set to 1. See figure 10.13 for details on overrun error processing. Read bit OER in SSR OER = 1? No Read bit RDRF in SSR Yes 2 RDRF = 1? Yes Read receive data in RDR No 4 Overrun error processing 3 Continue data transmission/reception? No Clear bits TE and RE to 0 in SCR3 Yes End Figure 10.15 Example of Simultaneous Data Transmission/Reception Flowchart (Synchronous Mode) Rev. 1.00 May 30, 2008 Page 332 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Notes: 1. When switching from transmission to simultaneous transmission/reception, check that SCI3 has finished transmitting and that bits TDRE and TEND are set to 1, clear bit TE to 0, and then set bits TE and RE to 1 simultaneously. 2. When switching from reception to simultaneous transmission/reception, check that SCI3 has finished receiving, clear bit RE to 0, then check that bit RDRF and the error flags (OER, FER, and PER) are cleared to 0, and finally set bits TE and RE to 1 simultaneously. Rev. 1.00 May 30, 2008 Page 333 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface 10.4 Interrupts SCI3 can generate six kinds of interrupts: transmit end, transmit data empty, receive data full, and three receive error interrupts (overrun error, framing error, and parity error). These interrupts have the same vector address. The various interrupt requests are shown in table 10.13. Table 10.13 SCI3 Interrupt Requests Interrupt Abbr. Interrupt Request RXI TXI TEI ERI Interrupt request initiated by receive data full flag (RDRF) Interrupt request initiated by transmit data empty flag (TDRE) Interrupt request initiated by transmit end flag (TEND) Interrupt request initiated by receive error flag (OER, FER, PER) Vector Address H'0022/H'0024 Each interrupt request can be enabled or disabled by means of bits TIE and RIE in SCR3. When bit TDRE is set to 1 in SSR, a TXI interrupt is requested. When bit TEND is set to 1 in SSR, a TEI interrupt is requested. These two interrupts are generated during transmission. The initial value of bit TDRE in SSR is 1. Therefore, if the transmit data empty interrupt request (TXI) is enabled by setting bit TIE to 1 in SCR3 before transmit data is transferred to TDR, a TXI interrupt will be requested even if the transmit data is not ready. Also, the initial value of bit TEND in SSR is 1. Therefore, if the transmit end interrupt request (TEI) is enabled by setting bit TEIE to 1 in SCR3 before transmit data is transferred to TDR, a TEI interrupt will be requested even if the transmit data has not been sent. Effective use of these interrupt requests can be made by having processing that transfers transmit data to TDR carried out in the interrupt service routine. To prevent the generation of these interrupt requests (TXI and TEI), on the other hand, the enable bits for these interrupt requests (bits TIE and TEIE) should be set to 1 after transmit data has been transferred to TDR. When bit RDRF is set to 1 in SSR, an RXI interrupt is requested, and if any of bits OER, PER, and FER is set to 1, an ERI interrupt is requested. These two interrupt requests are generated during reception. For further details, see section 3.3, Interrupts. Rev. 1.00 May 30, 2008 Page 334 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface 10.5 Application Notes The following points should be noted when using SCI3. (1) Relation between Writes to TDR and Bit TDRE Bit TDRE in the serial status register (SSR) is a status flag that indicates that data for serial transmission has not been prepared in TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically. When SCI3 transfers data from TDR to TSR, bit TDRE is set to 1. Data can be written to TDR irrespective of the state of bit TDRE, but if new data is written to TDR while bit TDRE is cleared to 0, the data previously stored in TDR will be lost of it has not yet been transferred to TSR. Accordingly, to ensure that serial transmission is performed dependably, you should first check that bit TDRE is set to 1, then write the transmit data to TDR once only (not two or more times). (2) Operation when a Number of Receive Errors Occur Simultaneously If a number of receive errors are detected simultaneously, the status flags in SSR will be set to the states shown in table 10.14. If an overrun error is detected, data transfer from RSR to RDR will not be performed, and the receive data will be lost. Table 10.14 SSR Status Flag States and Receive Data Transfer SSR Status Flags Receive Data Transfer Receive Error Status Overrun error Framing error Parity error Overrun error + framing error Overrun error + parity error Framing error + parity error Overrun error + framing error + parity error RDRF* OER FER PER RSR RDR 1 0 0 1 1 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 1 0 0 1 0 1 1 1 X O O X X O X O : Receive data is transferred from RSR to RDR. X : Receive data is not transferred from RSR to RDR. Note: * Bit RDRF retains its state prior to data reception. However, note that if RDR is read after an overrun error has occurred in a frame because reading of the receive data in the previous frame was delayed, RDRF will be cleared to 0. Rev. 1.00 May 30, 2008 Page 335 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface (3) Break Detection and Processing When a framing error is detected, a break can be detected by reading the value of the RXD3x pin directly. In a break, the input from the RXD3x pin becomes all 0s, with the result that bit FER is set and bit PER may also be set. SCI3 continues the receive operation even after receiving a break. Note, therefore, that even though bit FER is cleared to 0 it will be set to 1 again. (4) Mark State and Break Detection When bit TE is cleared to 0, the TXD3x pin functions as an I/O port whose input/output direction and level are determined by PDR and PCR. This fact can be used to set the TXD3x pin to the mark state, or to detect a break during transmission. To keep the communication line in the mark state (1 state) until bit TE is set to 1, set PCR = 1 and PDR = 1. Since bit TE is cleared to 0 at this time, the TXD3x pin functions as an I/O port and 1 is output. To detect a break, clear bit TE to 0 after setting PCR = 1 and PDR = 0. When bit TE is cleared to 0, the transmission unit is initialized regardless of the current transmission state, the TXD3x pin functions as an I/O port, and 0 is output from the TXD3x pin. (5) Receive Error Flags and Transmit Operation (Synchronous Mode Only) When a receive error flag (OER, PER, or FER) is set to 1, transmission cannot be started even if bit TDRE is cleared to 0. The receive error flags must be cleared to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if bit RE is cleared to 0. (6) Receive Data Sampling Timing and Receive Margin in Asynchronous Mode In asynchronous mode, SCI3 operates on a basic clock with a frequency 16 times the transfer rate. When receiving, SCI3 performs internal synchronization by sampling the falling edge of the start bit with the basic clock. Receive data is latched internally at the 8th rising edge of the basic clock. This is illustrated in figure 10.16. Rev. 1.00 May 30, 2008 Page 336 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface 16 clock pulses 8 clock pulses 0 7 15 0 7 15 0 Internal basic clock Receive data (RXD3x) Synchronization sampling timing Start bit D0 D1 Data sampling timing Figure 10.16 Receive Data Sampling Timing in Asynchronous Mode Consequently, the receive margin in asynchronous mode can be expressed as shown in equation (1). M ={(0.5 - where M: N: D: L: F: 1 D - 0.5 )- - (L - 0.5) F} x 100 [%] 2N N ..... Equation (1) Receive margin (%) Ratio of bit rate to clock (N = 16) Clock duty (D = 0.5 to 1.0) Frame length (L = 9 to 12) Absolute value of clock frequency deviation Substituting 0 for F (absolute value of clock frequency deviation) and 0.5 for D (clock duty) in equation (1), a receive margin of 46.875% is given by equation (2). When D = 0.5 and F = 0, M = {0.5 -- 1/(2 x 16)} x 100 [%] = 46.875% ..... Equation (2) However, this is only a computed value, and a margin of 20% to 30% should be allowed when carrying out system design. Rev. 1.00 May 30, 2008 Page 337 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface (7) Relation between RDR Reads and Bit RDRF In a receive operation, SCI3 continually checks the RDRF flag. If bit RDRF is cleared to 0 when reception of one frame ends, normal data reception is completed. If bit RDRF is set to 1, this indicates that an overrun error has occurred. When the contents of RDR are read, bit RDRF is cleared to 0 automatically. Therefore, if bit RDR is read more than once, the second and subsequent read operations will be performed while bit RDRF is cleared to 0. Note that, when an RDR read is performed while bit RDRF is cleared to 0, if the read operation coincides with completion of reception of a frame, the next frame of data may be read. This is illustrated in figure 10.17. Frame 1 Frame 2 Frame 3 Communication line Data 1 Data 2 Data 3 RDRF RDR Data 1 Data 2 (A) RDR read (B) RDR read Data 1 is read at point (A) Data 2 is read at point (B) Figure 10.17 Relation between RDR Read Timing and Data In this case, only a single RDR read operation (not two or more) should be performed after first checking that bit RDRF is set to 1. If two or more reads are performed, the data read the first time should be transferred to RAM, etc., and the RAM contents used. Also, ensure that there is sufficient margin in an RDR read operation before reception of the next frame is completed. To be precise in terms of timing, the RDR read should be completed before bit 7 is transferred in synchronous mode, or before the STOP bit is transferred in asynchronous mode. Rev. 1.00 May 30, 2008 Page 338 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface (8) Transmit and Receive Operations when Making a State Transition Make sure that transmit and receive operations have completely finished before carrying out state transition processing. (9) Switching SCK3x Function If pin SCK3x is used as a clock output pin by SCI3 in synchronous mode and is then switched to a general input/output pin (a pin with a different function), the pin outputs a low level signal for half a system clock () cycle immediately after it is switched. This can be prevented by either of the following methods according to the situation. a. When an SCK3x function is switched from clock output to non clock-output When stopping data transfer, issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR3 to 1 and 0, respectively. In this case, bit COM in SMR should be left 1. The above prevents SCK3x from being used as a general input/output pin. To avoid an intermediate level of voltage from being applied to SCK3x, the line connected to SCK3x should be pulled up to the VCC level via a resistor, or supplied with output from an external device. b. When an SCK3x function is switched from clock output to general input/output When stopping data transfer, (i) Issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR3 to 1 and 0, respectively. (ii) Clear bit COM in SMR to 0 (iii) Clear bits CKE1 and CKE0 in SCR3 to 0 Note that special care is also needed here to avoid an intermediate level of voltage from being applied to SCK3x. (10) Setup at Subactive or Subsleep Mode At subactive or subsleep mode, SCI3 becomes possible use only at CPU clock is w/2. Rev. 1.00 May 30, 2008 Page 339 of 484 REJ09B0436-0100 Section 10 Serial Communication Interface Rev. 1.00 May 30, 2008 Page 340 of 484 REJ09B0436-0100 Section 11 14-Bit PWM Section 11 14-Bit PWM 11.1 Overview This LSI is provided with a 14-bit PWM (pulse width modulator) on-chip, which can be used as a D/A converter by connecting a low-pass filter. 11.1.1 Features Features of the 14-bit PWM are as follows. * Choice of two conversion periods Any of the following four conversion periods can be chosen: 131,072/, with a minimum modulation width of 8/ (PWCR1 = 1, PWCR0 = 1) 65,536/, with a minimum modulation width of 4/ (PWCR1 = 1, PWCR0 = 0) 32,768/, with a minimum modulation width of 2/ (PWCR1 = 0, PWCR0 = 1) 16,384/, with a minimum modulation width of 1/ (PWCR1 = 0, PWCR0 = 0) * Pulse division method for less ripple * Use of module standby mode enables this module to be placed in standby mode independently when not used. Rev. 1.00 May 30, 2008 Page 341 of 484 REJ09B0436-0100 Section 11 14-Bit PWM 11.1.2 Block Diagram Figure 11.1 shows a block diagram of the 14-bit PWM. PWDRL /2 /4 /8 /16 PWM waveform generator PWCR PWM Legend: PWDRL: PWM data register L PWDRU: PWM data register U PWCR: PWM control register Figure 11.1 Block Diagram of the 14 Bit PWM 11.1.3 Pin Configuration Table 11.1 shows the output pin assigned to the 14-bit PWM. Table 11.1 Pin Configuration Name PWM output pin Abbr. PWM I/O Output Function Pulse-division PWM waveform output Rev. 1.00 May 30, 2008 Page 342 of 484 REJ09B0436-0100 Internal data bus PWDRU Section 11 14-Bit PWM 11.1.4 Register Configuration Table 11.2 shows the register configuration of the 14-bit PWM. Table 11.2 Register Configuration Name PWM control register PWM data register U PWM data register L Clock stop register 2 Abbr. PWCR PWDRU PWDRL CKSTPR2 R/W W W W R/W Initial Value H'FC H'C0 H'00 H'FF Address H'FFD0 H'FFD1 H'FFD2 H'FFFB 11.2 11.2.1 Bit Register Descriptions PWM Control Register (PWCR) 7 -- 1 -- 6 -- 1 -- 5 -- 1 -- 4 -- 1 -- 3 -- 1 -- 2 -- 1 -- 1 0 W 0 0 W PWCR1 PWCR0 Initial value Read/Write PWCR is an 8-bit write-only register for input clock selection. Upon reset, PWCR is initialized to H'FC. Bits 7 to 2: Reserved bits Bits 7 to 2 are reserved; they are always read as 1, and cannot be modified. Rev. 1.00 May 30, 2008 Page 343 of 484 REJ09B0436-0100 Section 11 14-Bit PWM Bits 1 and 0: Clock select 1 and 0 (PWCR1, PWCR0) Bits 1 and 0 select the clock supplied to the 14-bit PWM. These bits are write-only bits; they are always read as 1. Bit 1 PWCR1 0 Bit 0 PWCR0 0 Description The input clock is /2 (t* = 2/) The conversion period is 16,384/, with a minimum modulation width of 1/ The input clock is /4 (t* = 4/) The conversion period is 32,768/, with a minimum modulation width of 2/ The input clock is /8 (t* = 8/) The conversion period is 65,536/, with a minimum modulation width of 4/ The input clock is /16 (t* = 16/) The conversion period is 131,072/, with a minimum modulation width of 8/ (initial value) 0 1 1 0 1 1 Note: * Period of PWM input clock. 11.2.2 PWM Data Registers U and L (PWDRU, PWDRL) PWDRU Bit Initial value Read/Write PWDRL Bit Initial value Read/Write 7 0 W 6 0 W 5 0 W 4 0 W 3 0 W 2 0 W 1 0 W 0 0 W PWDRL7 PWDRL6 PWDRL5 PWDRL4 PWDRL3 PWDRL2 PWDRL1 PWDRL0 7 -- 1 -- 6 -- 1 -- 5 0 W 4 0 W 3 0 W 2 0 W 1 0 W 0 0 W PWDRU5 PWDRU4 PWDRU3 PWDRU2 PWDRU1 PWDRU0 PWDRU and PWDRL form a 14-bit write-only register, with the upper 6 bits assigned to PWDRU and the lower 8 bits to PWDRL. The value written to PWDRU and PWDRL gives the total highlevel width of one PWM waveform cycle. Rev. 1.00 May 30, 2008 Page 344 of 484 REJ09B0436-0100 Section 11 14-Bit PWM When 14-bit data is written to PWDRU and PWDRL, the register contents are latched in the PWM waveform generator, updating the PWM waveform generation data. The 14-bit data should always be written in the following sequence: 1. Write the lower 8 bits to PWDRL. 2. Write the upper 6 bits to PWDRU. PWDRU and PWDRL are write-only registers. If they are read, all bits are read as 1. Upon reset, PWDRU and PWDRL are initialized to H'C000. 11.2.3 Bit Clock Stop Register 2 (CKSTPR2) 7 -- 6 -- 5 -- 4 -- 3 2 1 0 AECKSTP WDCKSTP PWCKSTP LDCKSTP Initial value Read/Write 1 -- 1 -- 1 -- 1 -- 1 R/W 1 R/W 1 R/W 1 R/W CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the PWM is described here. For details of the other bits, see the sections on the relevant modules. Bit 1: PWM module standby mode control (PWCKSTP) Bit 1 controls setting and clearing of module standby mode for the PWM. PWCKSTP 0 1 Description PWM is set to module standby mode PWM module standby mode is cleared (initial value) Rev. 1.00 May 30, 2008 Page 345 of 484 REJ09B0436-0100 Section 11 14-Bit PWM 11.3 11.3.1 Operation Operation When using the 14-bit PWM, set the registers in the following sequence. 1. Set bit PWM in port mode register 3 (PMR3) to 1 so that pin P30/PWM is designated for PWM output. 2. Set bits PWCR1 and PWCR0 in the PWM control register (PWCR) to select a conversion period of 131,072/ (PWCR1 = 1, PWCR0 = 1), 65,536/ (PWCR1 = 1, PWCR0 = 0), 32,768/ (PWCR1 = 0, PWCR0 = 1), or 16,384/ (PWCR1 = 0, PWCR0 = 0). 3. Set the output waveform data in PWM data registers U and L (PWDRU/L). Be sure to write in the correct sequence, first PWDRL then PWDRU. When data is written to PWDRU, the data in these registers will be latched in the PWM waveform generator, updating the PWM waveform generation in synchronization with internal signals. One conversion period consists of 64 pulses, as shown in figure 11.2. The total of the high-level pulse widths during this period (TH) corresponds to the data in PWDRU and PWDRL. This relation can be represented as follows. TH = (data value in PWDRU and PWDRL + 64) x t/2 where t is the PWM input clock period: 2/ (PWCR = H'0), 4/ (PWCR = H'1), 8/ (PWCR = H'2), or 16/ (PWCR = H'3). Example: Settings in order to obtain a conversion period of 32,768 s: When PWCR1 = 0 and PWCR0 = 0, the conversion period is 16,384/, so must be 0.5 MHz. In this case, tfn = 512 s, with 1/ (resolution) = 2.0 s. When PWCR1 = 0 and PWCR0 = 1, the conversion period is 32,768/, so must be 1 MHz. In this case, tfn = 512 s, with 2/ (resolution) = 2.0 s. When PWCR1 = 1 and PWCR0 = 0, the conversion period is 65,536/ , so must be 2 MHz. In this case, tfn = 512 s, with 4/ (resolution) = 2.0 s. Accordingly, for a conversion period of 32,768 s, the system clock frequency () must be 0.5 MHz, 1 MHz, or 2 MHz. Rev. 1.00 May 30, 2008 Page 346 of 484 REJ09B0436-0100 Section 11 14-Bit PWM 1 conversion period t f1 t f2 t f63 t f64 t H1 t H2 t H3 t H63 t H64 TH = t H1 + t H2 + t H3 + ..... t H64 t f1 = t f2 = t f3 ..... = t f64 Figure 11.2 PWM Output Waveform 11.3.2 PWM Operation Modes PWM operation modes are shown in table 11.3. Table 11.3 PWM Operation Modes Operation Mode Reset PWCR PWDRU PWDRL Reset Reset Reset Active Sleep Watch Subactive Subsleep Standby Held Held Held Held Held Held Held Held Held Module Standby Held Held Held Functions Functions Held Functions Functions Held Functions Functions Held Rev. 1.00 May 30, 2008 Page 347 of 484 REJ09B0436-0100 Section 11 14-Bit PWM Rev. 1.00 May 30, 2008 Page 348 of 484 REJ09B0436-0100 Section 12 A/D Converter Section 12 A/D Converter 12.1 Overview This LSI includes on-chip a resistance-ladder-based successive-approximation analog-to-digital converter, and can convert up to 8 channels of analog input. 12.1.1 Features The A/D converter has the following features. * * * * * * * 10-bit resolution Eight input channels Conversion time: approx. 12.4 s per channel (at 5 MHz operation) Built-in sample-and-hold function Interrupt requested on completion of A/D conversion A/D conversion can be started by external trigger input Use of module standby mode enables this module to be placed in standby mode independently when not used. Rev. 1.00 May 30, 2008 Page 349 of 484 REJ09B0436-0100 Section 12 A/D Converter 12.1.2 Block Diagram Figure 12.1 shows a block diagram of the A/D converter. ADTRG AMR AN 0 AN 1 AN 2 AN 3 AN 4 AN 5 AN 6 AN 7 + Comparator - Reference voltage AVSS AVSS ADRRH ADRRL Control logic Internal data bus Multiplexer AVCC ADSR AVCC Legend: AMR: A/D mode register ADSR: A/D start register ADRR: A/D result register IRRAD: A/D conversion end interrupt request flag IRRAD Figure 12.1 Block Diagram of the A/D Converter Rev. 1.00 May 30, 2008 Page 350 of 484 REJ09B0436-0100 Section 12 A/D Converter 12.1.3 Pin Configuration Table 12.1 shows the A/D converter pin configuration. Table 12.1 Pin Configuration Name Analog power supply Analog ground Analog input 0 Analog input 1 Analog input 2 Analog input 3 Analog input 4 Analog input 5 Analog input 6 Analog input 7 External trigger input Abbr. AVCC AVSS AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 ADTRG I/O Input Input Input Input Input Input Input Input Input Input Input Function Power supply and reference voltage of analog part Ground and reference voltage of analog part Analog input channel 0 Analog input channel 1 Analog input channel 2 Analog input channel 3 Analog input channel 4 Analog input channel 5 Analog input channel 6 Analog input channel 7 External trigger input for starting A/D conversion 12.1.4 Register Configuration Table 12.2 shows the A/D converter register configuration. Table 12.2 Register Configuration Name A/D mode register A/D start register A/D result register H A/D result register L Clock stop register 1 Abbr. AMR ADSR ADRRH ADRRL CKSTPR1 R/W R/W R/W R R R/W Initial Value H'30 H'7F Not fixed Not fixed H'FF Address H'FFC6 H'FFC7 H'FFC4 H'FFC5 H'FFFA Rev. 1.00 May 30, 2008 Page 351 of 484 REJ09B0436-0100 Section 12 A/D Converter 12.2 12.2.1 Bit Register Descriptions A/D Result Registers (ADRRH, ADRRL) 7 6 5 4 3 2 1 0 7 6 5 -- -- -- 4 -- -- -- 3 -- -- -- 2 -- -- -- 1 -- -- -- 0 -- -- -- ADR9 ADR8 ADR7 ADR6 ADR5 ADR4 ADR3 ADR2 ADR1 ADR0 Initial value Read/Write Not fixed R Not Not Not Not Not fixed fixed fixed fixed fixed R R R R R Not Not Not fixed fixed fixed R R R Not fixed R ADRRH ADRRL ADRRH and ADRRL together comprise a 16-bit read-only register for holding the results of analog-to-digital conversion. The upper 8 bits of the data are held in ADRRH, and the lower 2 bits in ADRRL. ADRRH and ADRRL can be read by the CPU at any time, but the ADRRH and ADRRL values during A/D conversion are not fixed. After A/D conversion is complete, the conversion result is stored as 10-bit data, and this data is held until the next conversion operation starts. ADRRH and ADRRL are not cleared on reset. 12.2.2 Bit Initial value Read/Write A/D Mode Register (AMR) 7 CKS 0 R/W 6 TRGE 0 R/W 5 -- 1 -- 4 -- 1 -- 3 CH3 0 R/W 2 CH2 0 R/W 1 CH1 0 R/W 0 CH0 0 R/W AMR is an 8-bit read/write register for specifying the A/D conversion speed, external trigger option, and the analog input pins. Upon reset, AMR is initialized to H'30. Rev. 1.00 May 30, 2008 Page 352 of 484 REJ09B0436-0100 Section 12 A/D Converter Bit 7: Clock select (CKS) Bit 7 sets the A/D conversion speed. Bit 7 CKS 0 1 Note: * Conversion Period 62/ (initial value) 31/ Conversion Time (Active (High-Speed) Mode)* = 1 MHz 62 s 31 s = 5 MHz 12.4 s -- For information on conversion time settings for which operation is guaranteed, see section 16, Electrical Characteristics. Bit 6: External trigger select (TRGE) Bit 6 enables or disables the start of A/D conversion by external trigger input. Bit 6 TRGE 0 1 Note: * Description Disables start of A/D conversion by external trigger (initial value) Enables start of A/D conversion by rising or falling edge of external trigger at pin ADTRG* The external trigger (ADTRG) edge is selected by bit IEG4 of IEGR. See (1) IRQ Edge Select Register (IEGR) in section 3.3.2, Interrupt Control Registers, for details. Bits 5 and 4: Reserved bits Bits 5 and 4 are reserved; they are always read as 1, and cannot be modified. Rev. 1.00 May 30, 2008 Page 353 of 484 REJ09B0436-0100 Section 12 A/D Converter Bits 3 to 0: Channel select (CH3 to CH0) Bits 3 to 0 select the analog input channel. The channel selection should be made while bit ADSF is cleared to 0. Bit 3 CH3 0 0 0 0 0 1 1 1 1 1 Note: * Bit 2 CH2 0 1 1 1 1 0 0 0 0 1 Don't care Bit 1 CH1 * 0 0 1 1 0 0 1 1 * Bit 0 CH0 * 0 1 0 1 0 1 0 1 * Analog Input Channel No channel selected AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 Setting prohibited (initial value) 12.2.3 Bit A/D Start Register (ADSR) 7 ADSF 0 R/W 6 -- 1 -- 5 -- 1 -- 4 -- 1 -- 3 -- 1 -- 2 -- 1 -- 1 -- 1 -- 0 -- 1 -- Initial value Read/Write The A/D start register (ADSR) is an 8-bit read/write register for starting and stopping A/D conversion. A/D conversion is started by writing 1 to the A/D start flag (ADSF) or by input of the designated edge of the external trigger signal, which also sets ADSF to 1. When conversion is complete, the converted data is set in ADRRH and ADRRL, and at the same time ADSF is cleared to 0. Rev. 1.00 May 30, 2008 Page 354 of 484 REJ09B0436-0100 Section 12 A/D Converter Bit 7: A/D start flag (ADSF) Bit 7 controls and indicates the start and end of A/D conversion. Bit 7 ADSF 0 Description Read: Indicates the completion of A/D conversion Write: Stops A/D conversion 1 Read: Indicates A/D conversion in progress Write: Starts A/D conversion (initial value) Bits 6 to 0: Reserved bits Bits 6 to 0 are reserved; they are always read as 1, and cannot be modified. 12.2.4 Bit Clock Stop Register 1 (CKSTPR1) 7 -- 6 5 4 3 2 1 0 S31CKSTP S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP Initial value Read/Write 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W 1 R/W CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the A/D converter is described here. For details of the other bits, see the sections on the relevant modules. Bit 4: A/D converter module standby mode control (ADCKSTP) Bit 4 controls setting and clearing of module standby mode for the A/D converter. ADCKSTP 0 1 Description A/D converter is set to module standby mode A/D converter module standby mode is cleared (initial value) Rev. 1.00 May 30, 2008 Page 355 of 484 REJ09B0436-0100 Section 12 A/D Converter 12.3 12.3.1 Operation A/D Conversion Operation The A/D converter operates by successive approximations, and yields its conversion result as 10bit data. A/D conversion begins when software sets the A/D start flag (bit ADSF) to 1. Bit ADSF keeps a value of 1 during A/D conversion, and is cleared to 0 automatically when conversion is complete. The completion of conversion also sets bit IRRAD in interrupt request register 2 (IRR2) to 1. An A/D conversion end interrupt is requested if bit IENAD in interrupt enable register 2 (IENR2) is set to 1. If the conversion time or input channel needs to be changed in the A/D mode register (AMR) during A/D conversion, bit ADSF should first be cleared to 0, stopping the conversion operation, in order to avoid malfunction. 12.3.2 Start of A/D Conversion by External Trigger Input The A/D converter can be made to start A/D conversion by input of an external trigger signal. External trigger input is enabled at pin ADTRG when bit IRQ4 in PMR1 is set to 1 and bit TRGE in AMR is set to 1. Then when the input signal edge designated in bit IEG4 of interrupt edge select register (IEGR) is detected at pin ADTRG, bit ADSF in ADSR will be set to 1, starting A/D conversion. Figure 12.2 shows the timing. Pin ADTRG (when bit IEG4 = 0) ADSF A/D conversion Figure 12.2 External Trigger Input Timing Rev. 1.00 May 30, 2008 Page 356 of 484 REJ09B0436-0100 Section 12 A/D Converter 12.3.3 A/D Converter Operation Modes A/D converter operation modes are shown in table 12.3. Table 12.3 A/D Converter Operation Modes Operation Mode Reset AMR ADSR ADRRH ADRRL Note: * Reset Reset Held* Held* Active Sleep Watch Subactive Subsleep Standby Held Held Held Held Held Held Held Held Held Held Held Held Module Standby Held Held Held Held Functions Functions Held Functions Functions Held Functions Functions Held Functions Functions Held Undefined in a power-on reset. 12.4 Interrupts When A/D conversion ends (ADSF changes from 1 to 0), bit IRRAD in interrupt request register 2 (IRR2) is set to 1. A/D conversion end interrupts can be enabled or disabled by means of bit IENAD in interrupt enable register 2 (IENR2). For further details see section 3.3, Interrupts. Rev. 1.00 May 30, 2008 Page 357 of 484 REJ09B0436-0100 Section 12 A/D Converter 12.5 Typical Use An example of how the A/D converter can be used is given below, using channel 1 (pin AN1) as the analog input channel. Figure 12.3 shows the operation timing. 1. Bits CH3 to CH0 of the A/D mode register (AMR) are set to 0101, making pin AN1 the analog input channel. A/D interrupts are enabled by setting bit IENAD to 1, and A/D conversion is started by setting bit ADSF to 1. 2. When A/D conversion is complete, bit IRRAD is set to 1, and the A/D conversion result is stored is stored in ADRRH and ADRRL. At the same time ADSF is cleared to 0, and the A/D converter goes to the idle state. 3. Bit IENAD = 1, so an A/D conversion end interrupt is requested. 4. The A/D interrupt handling routine starts. 5. The A/D conversion result is read and processed. 6. The A/D interrupt handling routine ends. If ADSF is set to 1 again afterward, A/D conversion starts and steps 2 to 6 take place. Figures 12.4 and 12.5 show flow charts of procedures for using the A/D converter. Rev. 1.00 May 30, 2008 Page 358 of 484 REJ09B0436-0100 Interrupt (IRRAD) Set * IENAD ADSF A/D conversion starts Set * Set * Channel 1 (AN1) operation state Idle A/D conversion (1) Idle A/D conversion (2) Idle Read conversion result A/D conversion result (1) Read conversion result A/D conversion result (2) ADRRH ADRRL Figure 12.3 Typical A/D Converter Operation Timing Note: * ( ) indicates instruction execution by software. Section 12 A/D Converter Rev. 1.00 May 30, 2008 Page 359 of 484 REJ09B0436-0100 Section 12 A/D Converter Start Set A/D conversion speed and input channel Disable A/D conversion end interrupt Start A/D conversion Read ADSR No ADSF = 0? Yes Read ADRRH/ADRRL data Yes Perform A/D conversion? No End Figure 12.4 Flow Chart of Procedure for Using A/D Converter (Polling by Software) Rev. 1.00 May 30, 2008 Page 360 of 484 REJ09B0436-0100 Section 12 A/D Converter Start Set A/D conversion speed and input channels Enable A/D conversion end interrupt Start A/D conversion A/D conversion end interrupt? No Yes Clear bit IRRAD to 0 in IRR2 Read ADRRH/ADRRL data Yes Perform A/D conversion? No End Figure 12.5 Flow Chart of Procedure for Using A/D Converter (Interrupts Used) Rev. 1.00 May 30, 2008 Page 361 of 484 REJ09B0436-0100 Section 12 A/D Converter 12.6 12.6.1 Application Notes Application Notes * Data in ADRRH and ADRRL should be read only when the A/D start flag (ADSF) in the A/D start register (ADSR) is cleared to 0. * Changing the digital input signal at an adjacent pin during A/D conversion may adversely affect conversion accuracy. * When A/D conversion is started after clearing module standby mode, wait for 10 clock cycles before starting. * In active mode or sleep mode, analog power supply current (AISTOP1) flows into the ladder resistance even when the A/D converter is not operating. Therefore, if the A/D converter is not used, it is recommended that AVCC be connected to the system power supply and the ADCKSTP(A/D converter module standby mode control) bit be cleared to 0 in clock stop register 1 (CKSTPR1). 12.6.2 Permissible Signal Source Impedance This LSI's analog input is designed such that conversion precision is guaranteed for an input signal for which the signal source impedance is 10 k or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 10 k, charging may be insufficient and it may not be possible to guarantee A/D conversion precision. However, a large capacitance provided externally, the input load will essentially comprise only the internal input resistance of 10 k, and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/s or greater) (see figure 12.6). When converting a high-speed analog signal, a lowimpedance buffer should be inserted. Rev. 1.00 May 30, 2008 Page 362 of 484 REJ09B0436-0100 Section 12 A/D Converter 12.6.3 Influences on Absolute Precision Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute precision. Be sure to make the connection to an electrically stable GND. Care is also required to ensure that filter circuits do not interfere with digital signals or act as antennas on the mounting board. This LSI Sensor output impedance Up to 10 k Sensor input Low-pass filter C to 0.1 F Cin = 15 pF A/D converter equivalent circuit 10 k 20 pF Figure 12.6 Analog Input Circuit Example Rev. 1.00 May 30, 2008 Page 363 of 484 REJ09B0436-0100 Section 12 A/D Converter Rev. 1.00 May 30, 2008 Page 364 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver Section 13 LCD Controller/Driver 13.1 Overview This LSI has an on-chip segment type LCD control circuit, LCD driver, and power supply circuit, enabling it to directly drive an LCD panel. 13.1.1 (1) Features Features Features of the LCD controller/driver are given below. * Display capacity Duty Cycle Static 1/2 1/3 1/4 Internal Driver 32 seg 32 seg 32 seg 32 seg * LCD RAM capacity 8 bits x 32 bytes (256 bits) * Word access to LCD RAM * All eight segment output pins can be used individually as port pins. * Common output pins not used because of the duty cycle can be used for common doublebuffering (parallel connection). * Display possible in operating modes other than standby mode * Choice of 11 frame frequencies * Built-in power supply split-resistance, supplying LCD drive power * Use of module standby mode enables this module to be placed in standby mode independently when not used. * A or B waveform selectable by software Rev. 1.00 May 30, 2008 Page 365 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver 13.1.2 Block Diagram Figure 13.1 shows a block diagram of the LCD controller/driver. LCD drive power supply V0 V1 V2 V3 VSS COM1 COM4 /2 to /256 w Common data latch Common driver Internal data bus LPCR LCR LCR2 Display timing generator 32-bit shift register Segment driver SEG32 SEG31 SEG30 SEG29 SEG28 LCD RAM (32 bytes) SEG1 SEGn Legend: LPCR: LCD port control register LCR: LCD control register LCR2: LCD control register 2 Figure 13.1 Block Diagram of LCD Controller/Driver Rev. 1.00 May 30, 2008 Page 366 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver 13.1.3 Pin Configuration Table 13.1 shows the LCD controller/driver pin configuration. Table 13.1 Pin Configuration Name Segment output pins Abbr. SEG32 to SEG1 I/O Output Function LCD segment drive pins All pins are multiplexed as port pins (setting programmable) LCD common drive pins Pins can be used in parallel with static or 1/2 duty Used when a bypass capacitor is connected externally, and when an external power supply circuit is used Common output pins COM4 to COM1 Output LCD power supply pins V0, V1, V2, V3 -- 13.1.4 Register Configuration Table 13.2 shows the register configuration of the LCD controller/driver. Table 13.2 LCD Controller/Driver Registers Name LCD port control register LCD control register LCD control register 2 LCD RAM Clock stop register 2 Abbr. LPCR LCR LCR2 -- CKSTPR2 R/W R/W R/W R/W R/W R/W Initial Value H'00 H'80 H'60 Undefined H'FF Address H'FFC0 H'FFC1 H'FFC2 H'F740, H'F75F H'FFFB Rev. 1.00 May 30, 2008 Page 367 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver 13.2 13.2.1 Bit Register Descriptions LCD Port Control Register (LPCR) 7 DTS1 0 R/W 6 DTS0 0 R/W 5 CMX 0 R/W 4 -- 0 W 3 SGS3 0 R/W 2 SGS2 0 R/W 1 SGS1 0 R/W 0 SGS0 0 R/W Initial value Read/Write LPCR is an 8-bit read/write register which selects the duty cycle and LCD driver pin functions. LPCR is initialized to H'00 upon reset. Bits 7 to 5: Duty cycle select 1 and 0 (DTS1, DTS0), common function select (CMX) The combination of DTS1 and DTS0 selects static, 1/2, 1/3, or 1/4 duty. CMX specifies whether or not the same waveform is to be output from multiple pins to increase the common drive power when not all common pins are used because of the duty setting. Bit 7 DTS1 0 Bit 6 DTS0 0 Bit 5 CMX 0 1 0 1 0 1 1/2 duty Duty Cycle Static Common Drivers COM1 (initial value) COM4 to COM1 COM2 to COM1 COM4 to COM1 Notes Do not use COM4, COM3, and COM2. COM4, COM3, and COM2 output the same waveform as COM1. Do not use COM4 and COM3. COM4 outputs the same waveform as COM3, and COM2 outputs the same waveform as COM1. Do not use COM4. Do not use COM4. -- 1 0 0 1 1/3 duty COM3 to COM1 COM4 to COM1 COM4 to COM1 1 1 0 1 1/4 duty Rev. 1.00 May 30, 2008 Page 368 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver Bit 4: Reserved Bit 4 is reserved. It can only be written with 0. Bits 3 to 0: Segment driver select 3 to 0 (SGS3 to SGS0) Bits 3 to 0 select the segment drivers to be used. Function of Pins SEG32 to SEG1 Bit 3 SGS3 0 0 0 0 0 1 Bit 2 SGS2 0 0 0 1 1 * Bit 1 SGS1 0 0 1 0 1 * Bit 0 SGS0 0 1 * * * * SEG32 to SEG25 Port Port SEG SEG SEG SEG SEG24 to SEG17 Port Port Port SEG SEG SEG SEG16 to SEG9 Port Port Port Port SEG SEG SEG8 to SEG1 Port Port Port Port Port SEG *: Don't care Notes (initial value) Rev. 1.00 May 30, 2008 Page 369 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver 13.2.2 Bit LCD Control Register (LCR) 7 -- 1 -- 6 PSW 0 R/W 5 ACT 0 R/W 4 DISP 0 R/W 3 CKS3 0 R/W 2 CKS2 0 R/W 1 CKS1 0 R/W 0 CKS0 0 R/W Initial value Read/Write LCR is an 8-bit read/write register which performs LCD drive power supply on/off control and display data control, and selects the frame frequency. LCR is initialized to H'80 upon reset. Bit 7: Reserved bit Bit 7 is reserved; it is always read as 1 and cannot be modified. Bit 6: LCD drive power supply on/off control (PSW) Bit 6 can be used to turn the LCD drive power supply off when LCD display is not required in a power-down mode, or when an external power supply is used. When the ACT bit is cleared to 0, or in standby mode, the LCD drive power supply is turned off regardless of the setting of this bit. Bit 6 PSW 0 1 Description LCD drive power supply off LCD drive power supply on (initial value) Bit 5: Display function activate (ACT) Bit 5 specifies whether or not the LCD controller/driver is used. Clearing this bit to 0 halts operation of the LCD controller/driver. The LCD drive power supply is also turned off, regardless of the setting of the PSW bit. However, register contents are retained. Bit 5 ACT 0 1 Description LCD controller/driver operation halted LCD controller/driver operates (initial value) Rev. 1.00 May 30, 2008 Page 370 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver Bit 4: Display data control (DISP) Bit 4 specifies whether the LCD RAM contents are displayed or blank data is displayed regardless of the LCD RAM contents. Bit 4 DISP 0 1 Description Blank data is displayed LCD RAM data is display (initial value) Bits 3 to 0: Frame frequency select 3 to 0 (CKS3 to CKS0) Bits 3 to 0 select the operating clock and the frame frequency. In subactive mode, watch mode, and subsleep mode, the system clock () is halted, and therefore display operations are not performed if one of the clocks from /2 to /256 is selected. If LCD display is required in these modes, w, w/2, or w/4 must be selected as the operating clock. Bit 3 CKS3 0 0 0 1 1 1 1 1 1 1 1 Bit 2 CKS2 * * * 0 0 0 0 1 1 1 1 Bit 1 CKS1 0 0 1 0 0 1 1 0 0 1 1 Bit 0 CKS0 0 1 * 0 1 0 1 0 1 0 1 Frame Frequency*2 Operating Clock w w/2 w/4 /2 /4 /8 /16 /32 /64 /128 /256 = 2 MHz = 250 kHz*1 128 Hz*3 (initial value) 64 Hz*3 32 Hz*3 -- 977 Hz 488 Hz 244 Hz 122 Hz 61 Hz 30.5 Hz -- 244 Hz 122 Hz 61 Hz 30.5 Hz -- -- -- -- *: Don't care Notes: 1. This is the frame frequency in active (medium-speed, osc/16) mode when = 2 MHz. 2. When 1/3 duty is selected, the frame frequency is 4/3 times the value shown. 3. This is the frame frequency when w = 32.768 kHz. Rev. 1.00 May 30, 2008 Page 371 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver 13.2.3 Bit LCD Control Register 2 (LCR2) 7 LCDAB 0 R/W 6 -- 1 -- 5 -- 1 -- 4 -- 0 R/W 3 CDS3 0 R/W 2 CDS2 0 R/W 1 CDS1 0 R/W 0 CDS0 0 R/W Initial value Read/Write LCR2 is an 8-bit read/write register which controls switching between the A waveform and B waveform, and selects the duty cycle of the charge/discharge pulses which control disconnection of the power supply split-resistance from the power supply circuit. LCR2 is initialized to H'60 upon reset. Bit 7: A waveform/B waveform switching control (LCDAB) Bit 7 specifies whether the A waveform or B waveform is used as the LCD drive waveform. Bit 7 LCDAB 0 1 Description Drive using A waveform Drive using B waveform (initial value) Bits 6 and 5: Reserved bits Bits 6 and 5 are reserved; they are always read as 1 and cannot be modified. Bit 4: Reserved bit Bit 4 is reserved; it is always read as 0 and must not be written with 1. Rev. 1.00 May 30, 2008 Page 372 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver Bits 3 to 0: Charge/discharge pulse duty cycle select (CDS3 to CDS0) Bit 3 CDS3 0 0 0 0 0 0 0 0 1 1 Bit 2 CDS2 0 0 0 0 1 1 1 1 0 1 Bit 1 CDS1 0 0 1 1 0 0 1 1 * * Bit 0 CDS0 0 1 0 1 0 1 0 1 * * Duty Cycle 1 1/8 2/8 3/8 4/8 5/8 6/8 0 1/16 1/32 *: Don't care Fixed low Notes Fixed high (initial value) Bits 3 to 0 select the duty cycle while the power supply split-resistance is connected to the power supply circuit. When a 0 duty cycle is selected, the power supply split-resistance is permanently disconnected from the power supply circuit, so power should be supplied to pins V1, V2, and V3 by an external circuit. Figure 13.2 shows the waveform of the charge/discharge pulses. The duty cycle is Tc/Tw. 1 frame TW COM1 Tc Charge/discharge pulses Tdc Tc: Power supply split-resistance connected Tdc: Power supply split-resistance disconnected Figure 13.2 Example of A Waveform with 1/2 Duty and 1/2 Bias Rev. 1.00 May 30, 2008 Page 373 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver 13.2.4 Bit Clock Stop Register 2 (CKSTPR2) 7 -- 1 -- 6 -- 1 -- 5 -- 1 -- 4 -- 1 -- 3 1 R/W 2 1 R/W 1 1 R/W 0 1 R/W AECKSTP WDCKSTP PWCKSTP LDCKSTP Initial value Read/Write CKSTPR2 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to the LCD controller/driver is described here. For details of the other bits, see the sections on the relevant modules. Bit 0: LCD controller/driver module standby mode control (LDCKSTP) Bit 0 controls setting and clearing of module standby mode for the LCD controller/driver. Bit 0 LDCKSTP 0 1 Description LCD controller/driver is set to module standby mode LCD controller/driver module standby mode is cleared (initial value) Rev. 1.00 May 30, 2008 Page 374 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver 13.3 13.3.1 Operation Settings Up to LCD Display To perform LCD display, the hardware and software related items described below must first be determined. (1) Hardware Settings a. Using 1/2 duty When 1/2 duty is used, interconnect pins V2 and V3 as shown in figure 13.3. VCC V0 V1 V2 V3 VSS Figure 13.3 Handling of LCD Drive Power Supply when Using 1/2 Duty b. Large-panel display As the impedance of the built-in power supply split-resistance is large, it may not be suitable for driving a large panel. If the display lacks sharpness when using a large panel, refer to section 13.3.6, Boosting the LCD Drive Power Supply. When static or 1/2 duty is selected, the common output drive capability can be increased. Set CMX to 1 when selecting the duty cycle. In this mode, with a static duty cycle pins COM4 to COM1 output the same waveform, and with 1/2 duty the COM1 waveform is output from pins COM2 and COM1, and the COM2 waveform is output from pins COM4 and COM3. c. Luminance adjustment function (V0 pin) Connecting a resistance between the V0 and V1 pins enables the luminance to be adjusted. For details, see section 13.3.3, Luminance Adjustment Function (V0 Pin). Rev. 1.00 May 30, 2008 Page 375 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver d. LCD drive power supply setting With this LSI, there are two ways of providing LCD power: by using the on-chip power supply circuit, or by using an external circuit. When the on-chip power supply circuit is used for the LCD drive power supply, the V0 and V1 pins should be interconnected externally, as shown in figure 13.4 (a). When an external power supply circuit is used for the LCD drive power supply, connect the external power supply to the V1 pin, and short the V0 pin to VCC externally, as shown in figure 13.4 (b). VCC V0 V1 V2 V3 VSS VCC V0 V1 V2 V3 VSS External power supply (a) Using on-chip power supply circuit (b) Using external power supply circuit Figure 13.4 Examples of LCD Power Supply Pin Connections e. Low-power-consumption LCD drive system Use of a low-power-consumption LCD drive system enables the power consumption required for LCD drive to be optimized. For details, see section 13.3.4, Low-Power-Consumption LCD Drive System. Rev. 1.00 May 30, 2008 Page 376 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver (2) Software settings a. Duty selection Any of four duty cycles--static, 1/2 duty, 1/3 duty, or 1/4 duty--can be selected with bits DTS1 and DTS0. b. Segment selection The segment drivers to be used can be selected with bits SGS3 to SGS0. c. Frame frequency selection The frame frequency can be selected by setting bits CKS3 to CKS0. The frame frequency should be selected in accordance with the LCD panel specification. For the clock selection method in watch mode, subactive mode, and subsleep mode, see section 13.3.5, Operation in Power-Down Modes. d. A or B waveform selection Either the A or B waveform can be selected as the LCD waveform to be used by means of LCDAB. Rev. 1.00 May 30, 2008 Page 377 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver 13.3.2 Relationship between LCD RAM and Display The relationship between the LCD RAM and the display segments differs according to the duty cycle. LCD RAM maps for the different duty cycles are shown in figures 13.5 to 13.8. After setting the registers required for display, data is written to the part corresponding to the duty using the same kind of instruction as for ordinary RAM, and display is started automatically when turned on. Word- or byte-access instructions can be used for RAM setting. Bit 7 H'F740 SEG2 Bit 6 SEG2 Bit 5 SEG2 Bit 4 SEG2 Bit 3 SEG1 Bit 2 SEG1 Bit 1 SEG1 Bit 0 SEG1 H'F74F SEG32 COM4 SEG32 COM3 SEG32 COM2 SEG32 COM1 SEG31 COM4 SEG31 COM3 SEG31 COM2 SEG31 COM1 Figure 13.5 LCD RAM Map (1/4 Duty) Rev. 1.00 May 30, 2008 Page 378 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver Bit 7 H'F740 Bit 6 SEG2 Bit 5 SEG2 Bit 4 SEG2 Bit 3 Bit 2 SEG1 Bit 1 SEG1 Bit 0 SEG1 H'F74F SEG32 COM3 SEG32 COM2 SEG32 COM1 SEG31 COM3 SEG31 COM2 SEG31 COM1 Space not used for display Figure 13.6 LCD RAM Map (1/3 Duty) Rev. 1.00 May 30, 2008 Page 379 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver Bit 7 H'F740 SEG4 Bit 6 SEG4 Bit 5 SEG3 Bit 4 SEG3 Bit 3 SEG2 Bit 2 SEG2 Bit 1 SEG1 Bit 0 SEG1 Display space SEG32 H'F747 SEG32 SEG31 SEG31 SEG30 SEG30 SEG29 SEG29 Space not used for display H'F74F COM2 COM1 COM2 COM1 COM2 COM1 COM2 COM1 Figure 13.7 LCD RAM Map (1/2 Duty) Bit 7 H'F740 SEG8 Bit 6 SEG7 Bit 5 SEG6 Bit 4 SEG5 Bit 3 SEG4 Bit 2 SEG3 Bit 1 SEG2 Bit 0 SEG1 Display space SEG32 H'F743 SEG31 SEG30 SEG29 SEG28 SEG27 SEG26 SEG25 Space not used for display H'F74F COM1 COM1 COM1 COM1 COM1 COM1 COM1 COM1 Figure 13.8 LCD RAM Map (Static Mode) Rev. 1.00 May 30, 2008 Page 380 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver 13.3.3 Luminance Adjustment Function (V0 Pin) Figure 13.9 shows a detailed block diagram of the LCD drive power supply unit. The voltage output to the V0 pin is VCC. When either of these voltages is used directly as the LCD drive power supply, the V0 and V1 pins should be shorted. Also, connecting a variable resistance, R, between the V0 and V1 pins makes it possible to adjust the voltage applied to the V1 pin, and so to provide luminance adjustment for the LCD panel. VCC V0 R V1 V2 V3 VSS Figure 13.9 LCD Drive Power Supply Unit Rev. 1.00 May 30, 2008 Page 381 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver 13.3.4 Low-Power-Consumption LCD Drive System The use of the built-in split-resistance is normally the easiest method for implementing the LCD power supply circuit, but since the built-in resistance is fixed, a certain direct current flows constantly from the built-in resistance's VCC to VSS. As this current does not depend on the current dissipation of the LCD panel, if an LCD panel with a small current dissipation is used, a wasteful amount of power will be consumed. This LSI is equipped with a function to minimize this waste of power. Use of this function makes it possible to achieve the optimum power supply circuit for the LCD panel's current dissipation. (1) Principles a. Capacitors are connected as external circuits to LCD power supply pins V1, V2, and V3, as shown in figure 13.10. b. The capacitors connected to V1, V2, and V3 are repeatedly charged and discharged in the cycle shown in figure 13.10, maintaining the potentials. c. At this time, the charged potential is a potential corresponding to the V1, V2, and V3 pins, respectively. (For example, with 1/3 bias drive, the charge for V2 is 2/3 that of V1, and that for V3 is 1/3 that of V1.) d. Power is supplied to the LCD panel by means of the charges accumulated in these capacitors. e. The capacitances and charging/discharging periods of these capacitors are therefore determined by the current dissipation of the LCD panel. f. The charging and discharging periods can be selected by software. (2) Example of Operation (with 1/3 bias drive) a. During charging period Tc in the figure, the potential is divided among pins V1, V2, and V3 by the built-in split-resistance (the potential of V2 being 2/3 that of V1, and that of V3 being 1/3 that of V1), as shown in figure 13.10, and external capacitors C1, C2, and C3 are charged. The LCD panel is continues to be driven during this time. b. In the following discharging period, Tdc, charging is halted and the charge accumulated in each capacitor is discharged, driving the LCD panel. c. At this time, a slight voltage drop occurs due to the discharging; optimum values must be selected for the charging period and the capacitor capacitances to ensure that this does not affect the driving of the LCD panel. d. In this way, the capacitors connected to V1, V2, and V3 are repeatedly charged and discharged in the cycle shown in figure 13.10, maintaining the potentials and continuously driving the LCD panel. Rev. 1.00 May 30, 2008 Page 382 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver e. As can be seen from the above description, the capacitances and charging/discharging periods of the capacitors are determined by the current dissipation of the LCD panel used. The charging/discharging periods can be selected with bits CDS3 to CDS0. f. The actual capacitor capacitances and charging/discharging periods must be determined experimentally in accordance with the current dissipation requirements of the LCD panel. An optimum current value can be selected, in contrast to the case in which a direct current flows constantly in the built-in split-resistance. Charging period Tc Discharging period Tdc Vd1 V0 V1 V2 potential V2 C2 V3 C3 V3 potential V1x1/3 Vd3 C1 V1x2/3 Vd2 V1 potential Voltage drop associated with discharging due to LCD panel driving Power supply voltage fluctuation in 1/3 bias system Figure 13.10 Example of Low-Power-Consumption LCD Drive Operation Rev. 1.00 May 30, 2008 Page 383 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver 1 frame M M 1 frame Data COM1 V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS (a) Waveform with 1/4 duty Data COM1 V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS COM2 COM2 COM3 COM3 COM4 SEGn SEGn V1 V2 V3 VSS (b) Waveform with 1/3 duty 1 frame M M 1 frame Data COM1 COM2 V1 V2, V3 VSS V1 V2, V3 VSS Data V1 COM1 VSS SEGn V1 VSS SEGn (d) Waveform with static output (c) Waveform with 1/2 duty Figure 13.11 Output Waveforms for Each Duty Cycle (A Waveform) Rev. 1.00 May 30, 2008 Page 384 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver 1 frame 1 frame 1 frame 1 frame 1 frame 1 frame 1 frame 1 frame M Data COM1 V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS (a) Waveform with 1/4 duty M Data COM1 COM2 COM2 COM3 COM3 COM4 V1 V2 V3 VSS V1 V2 V3 VSS V1 V2 V3 VSS SEGn SEGn V1 V2 V3 VSS (b) Waveform with 1/3 duty 1 frame 1 frame 1 frame 1 frame 1 frame 1 frame 1 frame 1 frame M Data V1 V2, V3 VSS V1 V2, V3 VSS V1 V2, V3 VSS (c) Waveform with 1/2 duty M Data V1 COM1 VSS SEGn V1 VSS COM1 COM2 SEGn (d) Waveform with static output Figure 13.12 Output Waveforms for Each Duty Cycle (B Waveform) Rev. 1.00 May 30, 2008 Page 385 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver Table 13.3 Output Levels Data M Static Common output Segment output 1/2 duty Common output Segment output 1/3 duty Common output Segment output 1/4 duty Common output Segment output 0 0 V1 V1 V2, V3 V1 V3 V2 V3 V2 0 1 VSS VSS V2, V3 VSS V2 V3 V2 V3 1 0 V1 VSS V1 VSS V1 VSS V1 VSS 1 1 VSS V1 VSS V1 VSS V1 VSS V1 13.3.5 Operation in Power-Down Modes In this LSI, the LCD controller/driver can be operated even in the power-down modes. The operating state of the LCD controller/driver in the power-down modes is summarized in table 13.4. In subactive mode, watch mode, and subsleep mode, the system clock oscillator stops, and therefore, unless w, w/2, or w/4 has been selected by bits CKS3 to CKS0, the clock will not be supplied and display will halt. Since there is a possibility that a direct current will be applied to the LCD panel in this case, it is essential to ensure that w, w/2, or w/4 is selected. In active (medium-speed) mode, the system clock is switched, and therefore CKS3 to CKS0 must be modified to ensure that the frame frequency does not change. Rev. 1.00 May 30, 2008 Page 386 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver Table 13.4 Power-Down Modes and Display Operation Mode Clock Reset Active w Runs Runs Runs Runs Stops Sleep Runs Runs Stops Watch Stops Runs Stops Subactive Stops Runs Stops Functions *3 Subsleep Stops Runs Stops Functions *3 Module Standby Standby Stops Stops* 1 Stops* Stops* Stops Stops 4 4 Display ACT = Stops operation "0" ACT = Stops "1" Stops* Stops* 2 Functions Functions Functions *3 2 Notes: 1. The subclock oscillator does not stop, but clock supply is halted. 2. The LCD drive power supply is turned off regardless of the setting of the PSW bit. 3. Display operation is performed only if w, w/2, or w/4 is selected as the operating clock. 4. The clock supplied to the LCD stops. Rev. 1.00 May 30, 2008 Page 387 of 484 REJ09B0436-0100 Section 13 LCD Controller/Driver 13.3.6 Boosting the LCD Drive Power Supply When a large panel is driven, the on-chip power supply capacity may be insufficient. If the power supply capacity is insufficient when VCC is used as the power supply, the power supply impedance must be reduced. This can be done by connecting bypass capacitors of around 0.1 to 0.3 F to pins V1 to V3, as shown in figure 13.13, or by adding a split-resistance externally. VCC V0 V1 R R = several k to several M This LSI V2 R V3 R C = 0.1 to 0.3 F VSS Figure 13.13 Connection of External Split-Resistance Rev. 1.00 May 30, 2008 Page 388 of 484 REJ09B0436-0100 Section 14 Power Supply Circuit Section 14 Power Supply Circuit 14.1 Overview This LSI incorporates an internal power supply step-down circuit. Use of this circuit enables the internal power supply to be fixed at a constant level of approximately 3.0 V to 3.2 V, independently of the voltage of the power supply connected to the external VCC pin. As a result, the current consumed when an external power supply is used at 3.0 V or above can be held down to virtually the same low level as when used at approximately 3.0 V. If the external power supply is 3.0 V or below, the internal voltage will be practically the same as the external voltage. It is, of course, also possible to use the same level of external power supply voltage and internal power supply voltage without using the internal power supply step-down circuit. 14.2 When Using Internal Power Supply Step-Down Circuit Connect the external power supply to the VCC pin, and connect a capacitance of approximately 0.33 F between CVCC and VSS, as shown in figure 14.1. The internal step-down circuit is made effective simply by adding this external circuit. In the external circuit interface, the external power supply voltage connected to VCC and the GND potential connected to VSS are the reference levels. For example, for port input/output levels, the VCC level is the reference for the high level, and the VSS level is that for the low level. The LCD power supply and A/D converter analog power supply are not affected by the internal step-down current. VCC Step-down circuit CVCC Internal logic Internal power supply VSS Stabilization capacitance (approximately 0.33 F) Figure 14.1 Power Supply Connection when Internal Step-Down Circuit is Used Rev. 1.00 May 30, 2008 Page 389 of 484 REJ09B0436-0100 Section 14 Power Supply Circuit 14.3 When Not Using Internal Power Supply Step-Down Circuit When the internal power supply step-down circuit is not used, connect the external power supply to the CVCC pin and VCC pin, as shown in figure 14.2. The external power supply is then input directly to the internal power supply. The permissible range for the power supply voltage is 2.7 V to 3.6 V. Normally, however, the internal power supply step-down circuit should be used. Operation cannot be guaranteed if a voltage outside this range is input. VCC Step-down circuit CVCC Internal logic Internal power supply VSS Figure 14.2 Power Supply Connection when Internal Step-Down Circuit is Not Used Rev. 1.00 May 30, 2008 Page 390 of 484 REJ09B0436-0100 Section 15 List of Registers Section 15 List of Registers The register list gives information on the on-chip I/O register addresses, how the register bits are configured, and the register states in each operating mode. The information is given as shown below. 1. * * * * 2. * * * Register addresses (address order) Registers are listed from the lower allocation addresses. Registers are classified by functional modules. The data bus width is indicated. The number of access states is indicated. Register bits Bit configurations of the registers are described in the same order as the register addresses. Reserved bits are indicated by in the bit name column. When registers consist of 16 bits, bits are described from the MSB side. 3. Register states in each operating mode * Register states are described in the same order as the register addresses. * The register states described here are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, refer to the section on that on-chip peripheral module. Rev. 1.00 May 30, 2008 Page 391 of 484 REJ09B0436-0100 Section 15 List of Registers 15.1 Register Addresses (Address Order) The data bus width indicates the numbers of bits by which the register is accessed. The number of access states indicates the number of states based on the specified reference clock. Abbreviation FLMCR1 FLMCR2 FLPWCR EBR FENR WEGR SPCR CWOSR ECCSR ECH ECL SMR31 BRR31 SCR31 TDR31 SSR31 RDR31 SMR32 BRR32 SCR32 TDR32 SSR32 RDR32 TMA TCA Module Name ROM ROM ROM ROM ROM Interrupts SCI3 Timer A 1 AEC* Register Name Flash memory control register 1 Flash memory control register 2 Flash memory power control register Erase block register Flash memory enable register Wakeup edge select register Serial port control register Subclock output select register Event counter control/status register Event counter H Event counter L Serial mode register 31 Bit rate register 31 Serial control register 31 Transmit data register 31 Serial status register 31 Receive data register 31 Serial mode register 32 Bit rate register 32 Serial control register 32 Transmit data register 32 Serial status register 32 Receive data register 32 Timer mode register A Timer counter A Bit No Address 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 H'F020 H'F021 H'F022 H'F023 H'F02B H'FF90 H'FF91 H'FF92 H'FF95 H'FF96 H'FF97 H'FF98 H'FF99 H'FF9A H'FF9B H'FF9C H'FF9D H'FFA8 H'FFA9 H'FFAA H'FFAB H'FFAC H'FFAD H'FFB0 H'FFB1 Data Bus Width 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 Access State 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 2 2 1 AEC* AEC* 1 SCI31 SCI31 SCI31 SCI31 SCI31 SCI31 SCI32 SCI32 SCI32 SCI32 SCI32 SCI32 Timer A Timer A Rev. 1.00 May 30, 2008 Page 392 of 484 REJ09B0436-0100 Section 15 List of Registers Register Name Timer control/status register W Timer counter W Timer mode register C Timer counter C / Timer load register C Timer control register F Timer control status register F 8-bit timer counter FH 8-bit timer counter FL Output compare register FH Output compare register FL Timer mode register G Input capture register GF Input capture register GR LCD port control register LCD control register LCD control register 2 A/D result register H A/D result register L A/D mode register A/D start register Port mode register 1 Port mode register 2 Port mode register 3 Port mode register 5 PWM control register PWM data register U PWM data register L Port data register 1 Port data register 3 Port data register 4 Port data register 5 Abbreviation TCSRW TCW TMC TCC/ TLC TCRF TCSRF TCFH TCFL OCRFH OCRFL TMG ICRGF ICRGR LPCR LCR LCR2 ADRRH ADRRL AMR ADSR PMR1 PMR2 PMR3 PMR5 PWCR PWDRU PWDRL PDR1 PDR3 PDR4 PDR5 Bit No Address 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 H'FFB2 H'FFB3 H'FFB4 H'FFB5 H'FFB6 H'FFB7 H'FFB8 H'FFB9 H'FFBA H'FFBB H'FFBC H'FFBD H'FFBE H'FFC0 H'FFC1 H'FFC2 H'FFC4 H'FFC5 H'FFC6 H'FFC7 H'FFC8 H'FFC9 H'FFCA H'FFCC H'FFD0 H'FFD1 H'FFD2 H'FFD4 H'FFD6 H'FFD7 H'FFD8 Module Name 2 WDT* 2 WDT* Data Bus Width 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 Access State 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 Timer C Timer C Timer F Timer F Timer F Timer F Timer F Timer F Timer G Timer G Timer G 3 LCD* 3 LCD* 3 LCD* A/D converter A/D converter A/D converter A/D converter I/O port I/O port I/O port I/O port 14-bit PWM 14-bit PWM 14-bit PWM I/O port I/O port I/O port I/O port Rev. 1.00 May 30, 2008 Page 393 of 484 REJ09B0436-0100 Section 15 List of Registers Register Name Port data register 6 Port data register 7 Port data register 8 Port data register A Port data register B Port pull-up control register 1 Port pull-up control register 3 Port pull-up control register 5 Port pull-up control register 6 Port control register 1 Port control register 3 Port control register 4 Port control register 5 Port control register 6 Port control register 7 Port control register 8 Port control register A System control register 1 System control register 2 IRQ edge select register Interrupt enable register 1 Interrupt enable register 2 Interrupt request register 1 Interrupt request register 2 Wakeup interrupt request register Clock stop register 1 Clock stop register 2 Abbreviation PDR6 PDR7 PDR8 PDRA PDRB PUCR1 PUCR3 PUCR5 PUCR6 PCR1 PCR3 PCR4 PCR5 PCR6 PCR7 PCR8 PCRA SYSCR1 SYSCR2 IEGR IENR1 IENR2 IRR1 IRR2 IWPR CKSTPR1 CKSTPR2 Bit No Address 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 H'FFD9 H'FFDA H'FFDB H'FFDD H'FFDE H'FFE0 H'FFE1 H'FFE2 H'FFE3 H'FFE4 H'FFE6 H'FFE7 H'FFE8 H'FFE9 H'FFEA H'FFEB H'FFED H'FFF0 H'FFF1 H'FFF2 H'FFF3 H'FFF4 H'FFF6 H'FFF7 H'FFF9 H'FFFA H'FFFB Module Name I/O port I/O port I/O port I/O port I/O port I/O port I/O port I/O port I/O port I/O port I/O port I/O port I/O port I/O port I/O port I/O port I/O port SYSTEM SYSTEM Interrupts Interrupts Interrupts Interrupts Interrupts Interrupts SYSTEM SYSTEM Data Bus Width 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 Access State 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 Notes: 1. AEC: Asynchronous event counter 2. WDT: Watchdog timer 3. LCD: LCD controller/driver Rev. 1.00 May 30, 2008 Page 394 of 484 REJ09B0436-0100 Section 15 List of Registers 15.2 Register Bits Register bit names of the on-chip peripheral modules are described below. Register Abbreviation FLMCR1 FLMCR2 FLPWCR EBR FENR WEGR SPCR CWOSR ECCSR ECH ECL SMR31 BRR31 SCR31 TDR31 SSR31 RDR31 SMR32 BRR32 SCR32 TDR32 SSR32 RDR32 TMA TCA TCSRW TCW Bit 7 -- FLER PDWND EB7 FLSHE WKEGS7 -- -- OVH ECH7 ECL7 COM31 BRR317 TIE31 TDR317 TDRE31 RDR317 COM32 BRR327 TIE32 TDR327 TDRE32 RDR327 TMA7 TCA7 B6WI TCW7 Bit 6 SWE -- -- EB6 -- WKEGS6 -- -- OVL ECH6 ECL6 CHR31 BRR316 RIE31 TDR316 RDRF31 RDR316 CHR32 BRR326 RIE32 TDR326 RDRF32 RDR326 TMA6 TCA6 TCWE TCW6 Bit 5 ESU -- -- EB5 -- WKEGS5 SPC32 -- -- ECH5 ECL5 PE31 BRR315 TE31 TDR315 OER31 RDR315 PE32 BRR325 TE32 TDR325 OER32 RDR325 TMA5 TCA5 B4WI TCW5 Bit 4 PSU -- -- EB4 -- WKEGS4 SPC31 -- CH2 ECH4 ECL4 PM31 BRR314 RE31 TDR314 FER31 RDR314 PM32 BRR324 RE32 TDR324 FER32 RDR324 -- TCA4 TCSRWE TCW4 Bit 3 EV -- -- EB3 -- WKEGS3 SCINV3 -- CUEH ECH3 ECL3 STOP31 BRR313 MPIE31 TDR313 PER31 RDR313 STOP32 BRR323 MPIE32 TDR323 PER32 RDR323 TMA3 TCA3 B2WI TCW3 Bit 2 PV -- -- EB2 -- WKEGS2 SCINV2 -- CUEL ECH2 ECL2 MP31 BRR312 TEIE31 TDR312 TEND31 RDR312 MP32 BRR322 TEIE32 TDR322 TEND32 RDR322 TMA2 TCA2 WDON TCW2 Bit 1 E -- -- EB1 -- WKEGS1 SCINV1 -- CRCH ECH1 ECL1 CKS311 BRR311 CKE311 TDR311 MPBR31 RDR311 CKS321 BRR321 CKE321 TDR321 MPBR32 RDR321 TMA1 TCA1 B0WI TCW1 Bit 0 P -- -- EB0 -- WKEGS0 SCINV0 CWOS CRCL ECH0 ECL0 CKS310 BRR310 CKE310 TDR310 MPBT31 RDR310 CKS320 BRR320 CKE320 TDR320 MPBT32 RDR320 TMA0 TCA0 WRST TCW0 WDT*2 Timer A SCI32 SCI31 Interrupts SCI3 Timer A AEC*1 Module Name ROM Rev. 1.00 May 30, 2008 Page 395 of 484 REJ09B0436-0100 Section 15 List of Registers Register Abbreviation TMC TCC/ TLC TCRF TCSRF TCFH TCFL OCRFH OCRFL TMG ICRGF ICRGR LPCR LCR LCR2 ADRRH ADRRL AMR ADSR PMR1 PMR2 PMR3 PMR5 PWCR PWDRU PWDRL PDR1 PDR3 PDR4 PDR5 PDR6 PDR7 PDR8 PDRA Bit 7 TMC7 TCC7/ TLC7 TOLH OVFH TCFH7 TCFL7 OCRFH7 OCRFL7 OVFH ICRGF7 ICRGR7 DTS1 -- LCDAB ADR9 ADR1 CKS ADSF IRQ3 EXCL AEVL WKP7 -- -- PWDRL7 P17 P37 -- P57 P67 P77 P87 -- Bit 6 TMC6 TCC6/ TLC6 CKSH2 CMFH TCFH6 TCFL6 OCRFH6 OCRFL6 OVFL ICRGF6 ICRGR6 DTS0 PSW -- ADR8 ADR0 TRGE -- IRQ2 -- AEVH WKP6 -- -- PWDRL6 P16 P36 -- P56 P66 P76 P86 -- Bit 5 TMC5 TCC5/ TLC5 CKSH1 OVIEH TCFH5 TCFL5 OCRFH5 OCRFL5 OVIE ICRGF5 ICRGR5 CMX ACT -- ADR7 -- -- -- IRQ1 -- WDCKS WKP5 -- PWDRU5 PWDRL5 P15 P35 -- P55 P65 P75 P85 -- Bit 4 -- TCC4/ TLC4 CKSH0 CCLRH TCFH4 TCFL4 OCRFH4 OCRFL4 IIEGS ICRGF4 ICRGR4 -- DISP -- ADR6 -- -- -- IRQ4 -- NSC WKP4 -- PWDRU4 PWDRL4 P14 P34 -- P54 P64 P74 P84 -- Bit 3 -- TCC3/ TLC3 TOLL OVFL TCFH3 TCFL3 OCRFH3 OCRFL3 CCLR1 ICRGF3 ICRGR3 SGS3 CKS3 CDS3 ADR5 -- CH3 -- TMIG -- IRQ0 WKP3 -- PWDRU3 PWDRL3 P13 P33 P43 P53 P63 P73 P83 PA3 Bit 2 TMC2 TCC2/ TLC2 CKSL2 CMFL TCFH2 TCFL2 OCRFH2 OCRFL2 CCLR0 ICRGF2 ICRGR2 SGS2 CKS2 CDS2 ADR4 -- CH2 -- TMOFH -- -- WKP2 -- PWDRU2 PWDRL2 P12 P32 P42 P52 P62 P72 P82 PA2 Bit 1 TMC1 TCC1/ TLC1 CKSL1 OVIEL TCFH1 TCFL1 OCRFH1 OCRFL1 CKS1 ICRGF1 ICRGR1 SGS1 CKS1 CDS1 ADR3 -- CH1 -- TMOFL -- UD WKP1 PWCR1 PWDRU1 PWDRL1 P11 P31 P41 P51 P61 P71 P81 PA1 Bit 0 TMC0 TCC0/ TLC0 CKSL0 CCLRL TCFH0 TCFL0 OCRFH0 OCRFL0 CKS0 ICRGF0 ICRGR0 SGS0 CKS0 CDS0 ADR2 -- CH0 -- TMOW -- PWM WKP0 PWCR0 PWDRU0 PWDRL0 P10 P30 P40 P50 P60 P70 P80 PA0 Module Name Timer C Timer F Timer G LCD*3 A/D converter I/O port 14-bit PWM I/O port Rev. 1.00 May 30, 2008 Page 396 of 484 REJ09B0436-0100 Section 15 List of Registers Register Abbreviation PDRB PUCR1 PUCR3 PUCR5 PUCR6 PCR1 PCR3 PCR4 PCR5 PCR6 PCR7 PCR8 PCRA SYSCR1 SYSCR2 IEGR IENR1 IENR2 IRR1 IRR2 IWPR CKSTPR1 CKSTPR2 Bit 7 PB7 PUCR17 PUCR37 PUCR57 PUCR67 PCR17 PCR37 -- PCR57 PCR67 PCR77 PCR87 -- SSBY -- -- IENTA IENDT IRRTA IRRDT IWPF7 -- -- Bit 6 PB6 PUCR16 PUCR36 PUCR56 PUCR66 PCR16 PCR36 -- PCR56 PCR66 PCR76 PCR86 -- STS2 -- -- -- IENAD -- IRRAD IWPF6 Bit 5 PB5 PUCR15 PUCR35 PUCR55 PUCR65 PCR15 PCR35 -- PCR55 PCR65 PCR75 PCR85 -- STS1 -- -- IENWP -- -- -- IWPF5 Bit 4 PB4 PUCR14 PUCR34 PUCR54 PUCR64 PCR14 PCR34 -- PCR54 PCR64 PCR74 PCR84 -- STS0 NESEL IEG4 IEN4 IENTG IRRI4 IRRTG IWPF4 Bit 3 PB3 PUCR13 PUCR33 PUCR53 PUCR63 PCR13 PCR33 -- PCR53 PCR63 PCR73 PCR83 PCRA3 LSON DTON IEG3 IEN3 IENTFH IRRI3 IRRTFH IWPF3 Bit 2 PB2 PUCR12 PUCR32 PUCR52 PUCR62 PCR12 PCR32 PCR42 PCR52 PCR62 PCR72 PCR82 PCRA2 -- MSON IEG2 IEN2 IENTFL IRRI2 IRRTFL IWPF2 Bit 1 PB1 PUCR11 PUCR31 PUCR51 PUCR61 PCR11 PCR31 PCR41 PCR51 PCR61 PCR71 PCR81 PCRA1 MA1 SA1 IEG1 IEN1 IENTC IRRI1 IRRTC IWPF1 Bit 0 PB0 PUCR10 PUCR30 PUCR50 PUCR60 PCR10 PCR30 PCR40 PCR50 PCR60 PCR70 PCR80 PCRA0 MA0 SA0 IEG0 IEN0 IENEC IRRI0 IRREC IWPF0 Module Name I/O port SYSTEM Interrupts S31CKSTP S32CKSTP ADCKSTP TGCKSTP TFCKSTP TCCKSTP TACKSTP SYSTEM -- -- -- AECKSTP WDCKSTP PWCKSTP LDCKSTP Notes: 1. AEC: Asynchronous event counter 2. WDT: Watchdog timer 3. LCD: LCD controller/driver Rev. 1.00 May 30, 2008 Page 397 of 484 REJ09B0436-0100 Section 15 List of Registers 15.3 Register States in Each Operating Mode Active -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Sleep -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Watch Initialized -- -- Initialized -- -- -- -- -- -- -- Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized -- -- -- -- Subactive Subsleep Standby Initialized -- -- Initialized -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Initialized -- -- Initialized -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Initialized -- -- Initialized -- -- -- -- -- -- -- Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized -- -- -- -- 2 WDT* Register Abbreviation Reset FLMCR1 FLMCR2 FLPWCR EBR FENR WEGR SPCR CWOSR ECCSR ECH ECL SMR31 BRR31 SCR31 TDR31 SSR31 RDR31 SMR32 BRR32 SCR32 TDR32 SSR32 RDR32 TMA TCA TCSRW TCW Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Module ROM Interrupts SCI3 Timer A AEC* 1 SCI31 SCI32 Timer A Rev. 1.00 May 30, 2008 Page 398 of 484 REJ09B0436-0100 Section 15 List of Registers Register Abbreviation Reset TMC TCC TLC TCRF TCSRF TCFH TCFL OCRFH OCRFL TMG ICRGF ICRGR LPCR LCR LCR2 ADRRH ADRRL AMR ADSR PMR1 PMR2 PMR3 PMR5 PWCR PWDRU PWDRL PDR1 PDR3 PDR4 PDR5 PDR6 PDR7 PDR8 PDRA Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized -- -- Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Active -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Sleep -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Watch -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Initialized -- -- -- -- -- -- -- -- -- -- Subactive Subsleep Standby -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Initialized -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Initialized -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Initialized -- -- -- -- -- -- -- -- -- -- Module Timer C Timer F Timer G LCD* 3 A/D converter I/O port 14-bit PWM I/O port -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Rev. 1.00 May 30, 2008 Page 399 of 484 REJ09B0436-0100 Section 15 List of Registers Register Abbreviation Reset PDRB PUCR1 PUCR3 PUCR5 PUCR6 PCR1 PCR3 PCR4 PCR5 PCR6 PCR7 PCR8 PCRA SYSCR1 SYSCR2 IEGR IENR1 IENR2 IRR1 IRR2 IWPR CKSTPR1 CKSTPR2 Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Initialized Active Sleep Watch Subactive Subsleep Standby Module I/O port -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- SYSTEM Interrupts SYSTEM Notes: is not initialized 1. AEC: Asynchronous event counter 2. WDT: Watchdog timer 3. LCD: LCD controller/driver Rev. 1.00 May 30, 2008 Page 400 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Section 16 Electrical Characteristics 16.1 Absolute Maximum Ratings Table 16.1 lists the absolute maximum ratings. Table 16.1 Absolute Maximum Ratings Item Power supply voltage Symbol VCC CVCC Analog power supply voltage Input voltage Other than port B Port B Operating temperature AVCC Vin AVin Topr Value -0.3 to +7.0 -0.3 to +4.3 -0.3 to +7.0 -0.3 to VCC +0.3 -0.3 to AVCC +0.3 Unit V V V V V Note *1 -20 to +75*2 C (regular specifications) -40 to +85*2 (wide-range temperature specifications) -55 to +125 C Storage temperature Tstg Notes: 1. Permanent damage may result if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability. 2. The operating temperature ranges from -20C to +75C when programming or erasing the flash memory. Rev. 1.00 May 30, 2008 Page 401 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics 16.2 16.2.1 Electrical Characteristics Power Supply Voltage and Operating Ranges The power supply voltage and operating ranges (shaded portions) are shown below. (1) Power Supply Voltage and Oscillation Frequency Range 16.0 38.4 fosc (MHz) fW (kHz) 32.768 2.0 2.7 5.5 VCC (V) * All operating modes 2.7 5.5 VCC (V) * Active (high-speed) mode * Sleep (high-speed) mode Note: fosc is the oscillator frequency. When an external clock is used 1 MHz is the minimum fosc value. Rev. 1.00 May 30, 2008 Page 402 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics (2) Power Supply Voltage and Operating Frequency Range 8.0 19.2 (MHz) 16.384 1.0 (0.5)*1 SUB (kHz) 9.6 2.7 5.5 VCC (V) 8.192 * Active (high-speed) mode * Sleep (high-speed) mode (except CPU) 4.8 4.096 1000 2.7 (kHz) 5.5 VCC (V) 15.625 (7.813)*2 2.7 5.5 VCC (V) * Subactive mode * Subsleep mode (except CPU) * Watch mode (except CPU) * Active (medium-speed) mode * Sleep (medium-speed) mode (except A/D converter) Notes 1. The figure in parentheses ( ) indicates the minimum operating frequency when an external clock is used. When the resonator is used the minimum operating frequency () is 1 MHz. 2. The figure in parentheses ( ) indicates the minimum operating frequency when an external clock is used. When the resonator is used the minimum operating frequency () is 15.625 kHz. (3) Analog Power Supply Voltage and A/D Converter Operating Range 8.0 (MHz) (kHz) 1.0 0.5 2.7 5.5 AVCC (V) 1000 500 2.7 5.5 AVCC (V) * Active (high-speed) mode * Sleep (high-speed) mode * Active (medium-speed) mode * Sleep (medium-speed) mode Rev. 1.00 May 30, 2008 Page 403 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics 16.2.2 DC Characteristics Table 16.2 lists the DC characteristics. Table 16.2 DC Characteristics VCC = 2.7 V to 5.5 V, AVCC = 2.7 V to 5.5 V, VSS = AVSS = 0.0 V, unless otherwise specified Values Item Symbol Applicable Pins RES, WKP0 to WKP7, IRQ0 to IRQ4, AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK31, SCK32 RXD31, RXD32, UD OSC1 Min VCC x 0.8 Typ -- Max VCC + 0.3 Unit V Test Condition VCC = 4.0 V to 5.5 V Notes Input high VIH voltage VCC x 0.9 -- VCC + 0.3 Other than above VCC x 0.7 VCC x 0.8 VCC x 0.8 VCC x 0.9 VCC x 0.7 -- -- -- -- -- VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3 VCC + 0.3 V VCC = 4.0 V to 5.5 V Other than above V VCC = 4.0 V to 5.5 V Other than above P10 to P17, P30 to P37, P40 to P43, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 PB0 to PB7 V VCC = 4.0 V to 5.5 V VCC x 0.8 -- VCC + 0.3 Other than above VCC x 0.7 VCC x 0.8 VCC x 0.9 -- -- -- AVCC + 0.3 AVCC + 0.3 VCC + 0.3 V VCC = 4.0 V to 5.5 V Other than above EXCL V Note: Connect the TEST pin to VSS. Rev. 1.00 May 30, 2008 Page 404 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Values Item Input low voltage Symbol VIL Applicable Pins RES, WKP0 to WKP7, IRQ0 to IRQ4, AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK31, SCK32 RXD31, RXD32, UD OSC1 Min - 0.3 Typ -- Max VCC x 0.2 Unit V Test Condition VCC = 4.0 V to 5.5 V Notes - 0.3 -- VCC x 0.1 Other than above - 0.3 - 0.3 - 0.3 - 0.3 -- -- -- -- -- -- VCC x 0.3 VCC x 0.2 VCC x 0.2 VCC x 0.1 0.1 VCC VCC x 0.3 V VCC = 4.0 V to 5.5 V Other than above V VCC = 4.0 V to 5.5 V Other than above EXCL P10 to P17 P30 to P37, P40 to P43, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3, PB0 to PB7 Output high voltage VOH P10 to P17 P30 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 - 0.3 - 0.3 V V VCC = 4.0 V to 5.5 V - 0.3 -- VCC x 0.2 Other than above VCC - 1.0 VCC - 0.5 VCC - 0.3 -- -- V VCC = 4.0 V to 5.5 V -IOH = 1.0 mA VCC = 4.0 V to 5.5 V -IOH = 0.5 mA -IOH = 0.1 mA -- -- -- -- Rev. 1.00 May 30, 2008 Page 405 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Values Item Symbol Applicable Pins P10 to P17, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 P30 to P37 Min -- Typ -- Max 0.6 Unit V Test Condition VCC = 4.0 V to 5.5 V IOL = 1.6 mA IOL = 0.4 mA Notes Output low VOL voltage -- -- 0.5 -- -- -- -- -- -- -- 1.0 0.6 0.5 1.0 A VCC = 4.0 V to 5.5 V IOL = 10 mA VCC = 4.0 V to 5.5 V IOL = 1.6 mA IOL = 0.4 mA VIN = 0.5 V to VCC - 0.5 V Input/ output leakage current | IIL | RES, P43, P10 to P17, OSC1, X1, P30 to P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 PB0 to PB7 -- -- -- 1.0 VIN = 0.5 V to AVCC - 0.5 V Pull-up MOS current -Ip P10 to P17, P30 to P37, P50 to P57, P60 to P67 20 -- 200 A VCC = 5.0 V, VIN = 0.0 V VCC = 2.7 V, VIN = 0.0 V Reference value -- 40 -- Input capacitance Cin All input pins except power supply pin -- -- 15.0 pF f = 1 MHz, VIN = 0.0 V, Ta = 25C Rev. 1.00 May 30, 2008 Page 406 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Values Item Symbol Applicable Pins VCC Min -- Typ 0.8 Max -- Unit mA Test Condition Active (high-speed) mode VCC = 2.7 V, fOSC = 2 MHz Notes *1 *3 *4 Approx. max. value = 1.1 x Typ. *2 *3 *4 Approx. max. value = 1.1 x Typ. -- 1.0 -- Active (high-speed) mode VCC = 5 V, fOSC = 2 MHz *1 *3 *4 Approx. max. value = 1.1 x Typ. *2 *3 *4 Approx. max. value = 1.1 x Typ. -- 2.0 -- Active (high-speed) mode VCC = 5 V, fOSC = 4 MHz *1 *3 *4 Approx. max. value = 1.1 x Typ. *2 *3 *4 Active (high-speed) mode VCC = 5 V, fOSC = 10 MHz *1 *3 *4 *2 *3 *4 IOPE1 Active mode current consumption -- 1.2 -- -- 1.5 -- -- -- -- 2.4 4.0 4.9 -- 7.0 7.0 Rev. 1.00 May 30, 2008 Page 407 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Values Item Symbol Applicable Pins VCC Min -- Typ 0.4 Max -- Unit mA Test Condition Active (mediumspeed) mode VCC = 2.7 V, fOSC = 2 MHz, OSC/128 Notes *1 *3 *4 Approx. max. value = 1.1 x Typ. *2 *3 *4 Approx. max. value = 1.1 x Typ. -- 0.5 -- Active (mediumspeed) mode VCC = 5 V, fOSC = 2 MHz, OSC/128 *1 *3 *4 Approx. max. value = 1.1 x Typ. *2 *3 *4 Approx. max. value = 1.1 x Typ. -- 0.8 -- Active (mediumspeed) mode VCC = 5 V, fOSC = 4 MHz, OSC/128 *1 *3 *4 Approx. max. value = 1.1 x Typ. *2 *3 *4 Active (mediumspeed) mode VCC = 5 V, fOSC = 10 MHz, OSC/128 *1 *3 *4 *2 *3 *4 IOPE2 Active mode current consumption -- 0.7 -- -- 1.0 -- -- -- -- 1.2 1.2 1.7 -- 3.0 3.0 Rev. 1.00 May 30, 2008 Page 408 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Values Item Symbol Applicable Pins VCC Min -- Typ 0.5 Max -- Unit mA Test Condition VCC = 2.7 V, fOSC = 2 MHz Notes *1 *3 *4 Approx. max. value = 1.1 x Typ. *2 *3 *4 Approx. max. value = 1.1 x Typ. -- 0.7 -- VCC = 5 V, fOSC = 2 MHz *1 *3 *4 Approx. max. value = 1.1 x Typ. *2 *3 *4 Approx. max. value = 1.1 x Typ. -- 1.1 -- VCC = 5 V, fOSC = 4 MHz *1 *3 *4 Approx. max. value = 1.1 x Typ. *2 *3 *4 VCC = 5 V, fOSC = 10 MHz A VCC = 2.7 V, LCD on, 32-kHz crystal resonator used (SUB = W/8) VCC = 2.7 V, LCD on, 32-kHz crystal resonator used (SUB = W/2) *1 *3 *4 *2 *3 *4 *1 *3 *4 Reference value ISLEEP Sleep mode current consumption -- 0.8 -- -- 1.2 -- -- -- -- Subactive ISUB mode current consumption VCC -- 1.6 1.9 2.6 12 -- 5.0 5.0 -- -- 15 -- *2 *3 *4 Reference value -- -- 18 30 50 50 *1 *3 *4 *2 *3 *4 Rev. 1.00 May 30, 2008 Page 409 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Values Item Symbol Applicable Pins VCC Min -- Typ 3.8 Max 16 Unit A Test Condition VCC = 2.7 V, LCD on, 32-kHz crystal resonator used (SUB = W/2) VCC = 2.7 V, Ta = 25C, 32-kHz crystal resonator used, LCD not used Notes *3 *4 Subsleep ISUBSP mode current consumption Watch IWATCH mode current consumption VCC -- 1.8 -- A *1 *3 *4 Reference value -- 1.8 -- *2 *3 *4 Reference value -- 3.0 6.0 VCC = 2.7 V, 32-kHz crystal resonator used, LCD not used A VCC = 2.7 V, Ta = 25C, 32-kHz crystal resonator not used VCC = 2.7 V, Ta = 25C, 32-kHz crystal resonator not used VCC = 5.0 V, Ta = 25C, 32-kHz crystal resonator not used *3 *4 Standby ISTBY mode current consumption VCC -- 0.3 -- *1 *3 *4 Reference value -- 0.3 -- *2 *3 *4 Reference value -- 0.4 -- *1 *3 *4 Reference value -- 0.5 -- *2 *3 *4 Reference value -- RAM data VRAM retaining voltage Allowable IOL output low current (per pin) VCC 2.0 1.0 -- 5.0 -- V 32-kHz crystal resonator not used *3 *4 *5 Output pins except port 3 Port 3 All output pins -- -- -- -- -- -- 2.0 10.0 0.5 mA VCC = 4.0 V to 5.5 V VCC = 4.0 V to 5.5 V Rev. 1.00 May 30, 2008 Page 410 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Values Item Symbol Applicable Pins Output pins except port 3 Port 3 All output pins Allowable -IOH output high current (per pin) Allowable -IOH output high current (total) VCC start voltage VCC rising gradient Notes: VCCSTART SVCC All output pins Min -- -- -- -- -- Typ -- -- -- -- -- Max 40.0 80.0 20.0 2.0 0.2 mA VCC = 4.0 V to 5.5 V Other than above Unit mA Test Condition VCC = 4.0 V to 5.5 V VCC = 4.0 V to 5.5 V Notes Allowable IOL output low current (total) All output pins -- -- -- -- 15.0 10.0 mA VCC = 4.0 V to 5.5 V Other than above VCC VCC 0 0.05 -- -- 0.1 -- V V/ms *2 *2 Connect the TEST pin to VSS. 1. Applies to the mask-ROM version. 2. Applies to the flash memory version. 3. Pin states when current consumption is measured Mode Active (high-speed) mode (IOPE1) Active (medium-speed) mode (IOPE2) Sleep mode Subactive mode Subsleep mode RES Pin VCC Internal State Only CPU operates Other Pins VCC LCD Power Supply Stops Oscillator Pins System clock: crystal resonator Subclock: Pin X1 = GND VCC VCC VCC Only all on-chip timers operate Only CPU operates Only all on-chip timers operate CPU stops Only clock time base operates CPU stops CPU and timers both stop VCC VCC VCC Stops Stops Stops System clock: crystal resonator Subclock: crystal resonator Watch mode VCC VCC Stops Standby mode VCC VCC Stops System clock: crystal resonator Subclock: Pin X1 = GND 4. Except current which flows to the pull-up MOS or output buffer 5. Voltage maintained in standby mode Rev. 1.00 May 30, 2008 Page 411 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics 16.2.3 AC Characteristics Table 16.3 lists the control signal timing and table 16.4 lists the serial interface timing. Table 16.3 Control Signal Timing VCC = 2.7 V to 5.5 V, AVCC = 2.7 V to 5.5 V, VSS = AVSS = 0.0 V, unless otherwise specified Applicable Pins OSC1, OSC2 OSC1, OSC2 Values Min 2.0 Typ -- Max 16.0 Unit MHz Test Condition Reference Figure Item System clock oscillation frequency OSC clock (OSC) cycle time System clock () cycle time Symbol fOSC tOSC tcyc 62.5 2 -- -- -- -- 32.768 or 38.4 30.5 or 26.0 -- -- 20 80 0.8 -- -- -- 500 ns (1000) 128 128 -- -- 4 -- 45 -- 2 50 2.0 -- s ns s ns s ms tOSC s kHz s tW tcyc tsubcyc s Ceramic resonator (VCC = 3.0 to 5.5 V) Ceramic resonator other than above Crystal resonator Other than above Figure 2 16.1* Subclock oscillation fW frequency Watch clock (W) cycle time Subclock (SUB) cycle time Instruction cycle time Oscillation stabilization time trc tW tsubcyc X1, X2, EXCL X1, X2, EXCL -- -- 2 2 Figure 16.1 *1 OSC1, OSC2 -- -- -- -- Figure 16.9 trc External clock high tCPH width X1, X2 OSC1 EXCL -- 25 -- 25 -- Figure 16.1 Figure 16.1 Figure 16.1 Figure 16.1 15.26 or -- 13.02 -- -- External clock low width tCPL OSC1 EXCL 15.26 or -- 13.02 Rev. 1.00 May 30, 2008 Page 412 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Values Min -- -- -- -- 10 Typ -- -- -- -- -- -- Max 6 55.0 6 55.0 -- -- tcyc tcyc tsubcyc ns Unit ns Test Condition Item External clock rise time Symbol tCPr Applicable Pins OSC1 EXCL Reference Figure Figure 16.1 Figure 16.1 Figure 16.1 Figure 16.1 Figure 16.2 Figure 16.3 External clock fall time tCPf OSC1 EXCL RES pin low width Input pin high width tREL tIH RES IRQ0 to IRQ4, 2 WKP0 to WKP7, ADTRG, TMIC, TMIF, TMIG AEVL, AEVH 32 IRQ0 to IRQ4, 2 WKP0 to WKP7, ADTRG, TMIC, TMIF, TMIG AEVL, AEVH 32 -- -- -- -- ns tcyc tsubcyc Figure 16.3 Input pin low width tIL -- -- -- -- ns tcyc tsubcyc Figure 16.4 UD pin minimum transition width tUDH tUDL UD 4 Notes: 1. Determined by the SA1 and SA0 bits in the system control register 2 (SYSCR2). 2. The figure in parentheses ( ) indicates the maximum fosc value when an external clock is used. Rev. 1.00 May 30, 2008 Page 413 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Table 16.4 Serial Interface (SCI3) Timing VCC = 2.7 V to 5.5 V, AVCC = 2.7 V to 5.5 V, VSS = AVSS = 0.0 V, unless otherwise specified Values Item Symbol Min 4 6 0.4 -- 200 200 Typ Max Unit -- -- -- -- -- -- -- -- 0.6 1 -- -- tscyc tcyc or tsubcyc ns ns Figure 16.5 Figure 16.6 Figure 16.6 Figure 16.6 tcyc or tsubcyc Test Condition Reference Figure Figure 16.5 Input clock Asynchronous tscyc cycle Clocked synchronous Input clock pulse width Transmit data delay time (clocked synchronous) Receive data setup time (clocked synchronous) Receive data hold time (clocked synchronous) tSCKW tTXD tRXS tRXH 16.2.4 A/D Converter Characteristics Table 16.5 shows the A/D converter characteristics. Table 16.5 A/D Converter Characteristics VCC = 2.7 V to 5.5 V, AVCC = 2.7 V to 5.5 V, VSS = AVSS = 0.0 V, unless otherwise specified Applicable Pins Min AVCC AN0 to AN3 AVCC AVCC 2.7 - 0.3 -- -- Values Typ -- -- -- 600 Max 5.5 Unit V Test Condition Reference Figure *1 Item Symbol Analog power supply AVCC voltage Analog input voltage AVIN AVCC + 0.3 V 1.5 -- mA A AVCC = 5.0 V *2 Reference value *3 Analog power supply AIOPE current AISTOP1 AISTOP2 Analog input capacitance Allowable signal source impedance Resolution (data length) CAIN RAIN AVCC AN0 to AN7 -- -- -- -- -- -- -- -- 5.0 15.0 10.0 10 A pF k bit Rev. 1.00 May 30, 2008 Page 414 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Values Typ -- -- -- 2.0 2.0 -- Max 3.5 7.5 0.5 4.0 8.0 124 s LSB LSB AVCC = 4.0 V to 5.5 V AVCC = 2.7 V to 5.5 V Unit LSB Item Nonlinearity error Symbol Applicable Pins Min -- -- Test Condition AVCC = 4.0 V to 5.5 V AVCC = 2.7 V to 5.5 V Reference Figure Quantization error Absolute accuracy -- -- -- Conversion time 7.8 Notes: 1. Set AVCC = VCC when the A/D converter is not used. 2. AISTOP1 is the current in active and sleep modes while the A/D converter is idle. 3. AISTOP2 is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle. Rev. 1.00 May 30, 2008 Page 415 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics 16.2.5 LCD Characteristics Table 16.6 shows the LCD characteristics. Table 16.6 LCD Characteristics VCC = 2.7 V to 5.5 V, AVCC = 2.7 V to 5.5 V, VSS = AVSS = 0.0 V, unless otherwise specified Applicable Pins SEG1 to SEG32 COM1 to COM4 Values Min -- Typ -- Max 0.6 Unit V Test Condition Reference Figure Item Segment driver step-down voltage Common driver step-down voltage LCD power supply split-resistance Liquid crystal display voltage Symbol VDS *1 ID = 2 A V1 = 2.7 V to 5.5 V *1 ID = 2 A V1 = 2.7 V to 5.5 V Between V1 and VSS *2 VDC -- -- 0.3 V RLCD VLCD V1 1.5 2.7 3.0 -- 7.0 5.5 M V Notes: 1. The voltage step-down from power supply pins V1, V2, V3, and VSS to each segment pin or common pin. 2. When the liquid crystal display voltage is supplied from an external power supply, ensure that the following relationship is maintained: V1 V2 V3 VSS. Rev. 1.00 May 30, 2008 Page 416 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics 16.2.6 Flash Memory Characteristics Flash Memory Characteristics Table 16.7 Condition: AVCC = 2.7 V to 5.5 V, VSS = AVSS = 0.0 V, VCC = 2.7 V to 5.5 V (range of operating voltage when reading), VCC = 3.0 V to 5.5 V (range of operating voltage when programming/erasing), Ta = -20C to +75C (range of operating temperature when programming/erasing: product with regular specifications, product with wide-range temperature specifications) Values Item Programming time* * * 135 Erase time* * * 124 Symbol tP tE NWEC tDRP x y z1 z2 z3 Wait time after 1 P-bit clear* Wait time after 1 PSU-bit clear* Wait time after 1 PV-bit setting* Wait time after 1 dummy write* Wait time after 1 PV-bit clear* Wait time after 1 SWE-bit clear* Maximum programming 145 count* * * N Min -- -- 1000* 10 10* 8 Typ 7 100 10000* -- -- -- 30 200 10 -- -- -- -- -- -- -- 9 Max 200 1200 -- -- -- -- 32 202 12 -- -- -- -- -- -- 1000 Unit ms/128 bytes ms/block times year s s s s s s s s s s s times Test Conditions Reprogramming count Data retain period Programming Wait time after 1 SWE-bit setting* Wait time after 1 PSU-bit setting* Wait time after 14 P-bit setting* * 1 50 28 198 8 5 5 4 2 2 100 -- 1n6 7 n 1000 Additional programming Rev. 1.00 May 30, 2008 Page 417 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Values Item Erase Wait time after 1 SWE-bit setting* Wait time after 1 ESU-bit setting* Wait time after 16 E-bit setting* * Wait time after 1 E-bit clear* Wait time after 1 ESU-bit clear* Wait time after 1 EV-bit setting* Wait time after 1 dummy write* Wait time after 1 EV-bit clear* Wait time after 1 SWE-bit clear* Maximum erase 167 count* * * Notes: Symbol x y z N Min 1 100 10 10 10 20 2 4 100 -- Typ -- -- -- -- -- -- -- -- -- -- Max -- -- 100 -- -- -- -- -- -- 120 Unit s s ms s s s s s s times Test Conditions 1. Set the times according to the program/erase algorithms. 2. Programming time per 128 bytes (Shows the total period for which the P bit in FLMCR1 is set. It does not include the programming verification time.) 3. Block erase time (Shows the total period for which the E bit in FLMCR1 is set. It does not include the erase verification time.) 4. Maximum programming time (tP (max)) tP (max) = Wait time after P-bit setting (z) x maximum number of writes (N) 5. The maximum number of writes (N) should be set according to the actual set value of z1, z2, and z3 to allow programming within the maximum programming time (tP (max)). The wait time after P-bit setting (z1 and z2) should be alternated according to the number of writes (n) as follows: 1n6 z1 = 30 s 7 n 1000 z2 = 200 s 6. Maximum erase time (tE (max)) tE (max) = Wait time after E-bit setting (z) x maximum erase count (N) 7. The maximum number of erases (N) should be set according to the actual set value of z to allow erasing within the maximum erase time (tE (max)). 8. This minimum value guarantees all characteristics after reprogramming (the guaranteed range is from 1 to the minimum value). 9. Reference value when the temperature is 25C (normally reprogramming will be performed by this count). 10. This is a data retain characteristic when reprogramming is performed within the specification range including this minimum value. Rev. 1.00 May 30, 2008 Page 418 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics 16.3 Operation Timing Figures 16.1 to 16.6 show timing diagrams. t OSC , tw VIH OSC1 x1 VIL t CPH t CPr t CPL t CPf Figure 16.1 Clock Input Timing RES VIL tREL Figure 16.2 RES Low Width IRQ0 to IRQ4, WKP0 to WKP7, ADTRG, TMIC, TMIF, TMIG, AEVL, AEVH VIH VIL t IL t IH Figure 16.3 Input Timing Rev. 1.00 May 30, 2008 Page 419 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics VIH UD VIL tUDL tUDH Figure 16.4 UD Pin Minimum Modulation Width Timing t SCKW SCK 31 SCK 32 t scyc Figure 16.5 SCK3 Input Clock Timing Rev. 1.00 May 30, 2008 Page 420 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics t scyc SCK 31 VIH or VOH * SCK 32 VIL or VOL * t TXD TXD31 TXD32 (transmit data) VOH* VOL t RXS t RXH RXD31 RXD32 (receive data) Note: * Output timing reference levels Output high Output low VOH = 1/2Vcc + 0.2 V VOL = 0.8 V Load conditions are shown in figure 16.7. Figure 16.6 SCI3 Synchronous Mode Input/Output Timing Rev. 1.00 May 30, 2008 Page 421 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics 16.4 Output Load Circuit VCC 2.4 k Output pin 30 pF 12 k Figure 16.7 Output Load Condition 16.5 Resonator LS CS RS OSC1 CO OSC2 Ceramic Oscillator Parameters Manufacturer Products Name Frequency 4 MHz RS Manufacturer's Publicly Released Values MURATA CSTLS Max. 8.8 4M00G 53/56 CO Max. 36 pF Crystal Oscillator Parameters Manufacturer Products Name Frequency 4.193 MHz RS Manufacturer's Publicly Released Values Nihon Denpa NR-18 Max. 100 Kogyo CO Max. 16 pF Figure 16.8 Resonator Equivalent Circuit Rev. 1.00 May 30, 2008 Page 422 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Crystal resonator Resonating Frequency 4 MHz 10 MHz Manufacturer Nihon Denpa Kogyo Model NR-18 C1, C2 12pF 20% Ceramic resonator Resonating Frequency 2 MHz 4 MHz 10 MHz Manufacturer MURATA Model CSTCC2M00G53-B0 CSTCC2M00G56-B0 CSTLS4M00G53-B0 CSTLS4M00G56-B0 CSTLS10M0G53-B0 CSTLS10M0G56-B0 C1, C2 15pF 20% 47pF 20% 15pF 20% 47pF 20% 15pF 20% 47pF 20% Figure 16.9 Resonator Equivalent Circuit 16.6 Usage Note Each of the products covered in this manual satisfy the electrical characteristics indicated. However, the actual electrical characteristics, operating margin and noise margin may differ from the indicated values due to differences in the manufacturing process, built-in ROM, layout pattern and other factors. If a system evaluation test is conducted with the flash memory version, when switching to a mask ROM version, perform the same evaluation test with the mask ROM version. Rev. 1.00 May 30, 2008 Page 423 of 484 REJ09B0436-0100 Section 16 Electrical Characteristics Rev. 1.00 May 30, 2008 Page 424 of 484 REJ09B0436-0100 Appendix Appendix A. A.1 Instruction Set Instruction List Condition Code Symbol Rd Rs Rn ERd ERs ERn (EAd) (EAs) PC SP CCR N Z V C disp + - x / Description General destination register General source register General register General destination register (address register or 32-bit register) General source register (address register or 32-bit register) General register (32-bit register) Destination operand Source operand Program counter Stack pointer Condition-code register N (negative) flag in CCR Z (zero) flag in CCR V (overflow) flag in CCR C (carry) flag in CCR Displacement Transfer from the operand on the left to the operand on the right, or transition from the state on the left to the state on the right Addition of the operands on both sides Subtraction of the operand on the right from the operand on the left Multiplication of the operands on both sides Division of the operand on the left by the operand on the right Logical AND of the operands on both sides Logical OR of the operands on both sides Logical exclusive OR of the operands on both sides Rev. 1.00 May 30, 2008 Page 425 of 484 REJ09B0436-0100 Appendix Symbol ( ), < > Description NOT (logical complement) Contents of operand Note: General registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-bit registers (R0 to R7 and E0 to E7). Condition Code Notation (cont) Symbol Description Changed according to execution result Undetermined (no guaranteed value) Cleared to 0 Set to 1 Not affected by execution of the instruction Varies depending on conditions, described in notes * 0 1 -- Rev. 1.00 May 30, 2008 Page 426 of 484 REJ09B0436-0100 Appendix Table A.1 Instruction Set 1. Data Transfer Instructions Addressing Mode and Instruction Length (bytes) @-ERn/@ERn+ Operand Size Condition Code No. of States*1 @(d, ERn) I H N Z V C MOV MOV.B #xx:8, Rd MOV.B Rs, Rd MOV.B @ERs, Rd MOV.B @(d:16, ERs), Rd MOV.B @(d:24, ERs), Rd MOV.B @ERs+, Rd B B B B B B 2 2 2 4 8 2 ---- ---- ---- ---- ---- ---- #xx:8 Rd8 Rs8 Rd8 @ERs Rd8 @(d:16, ERs) Rd8 @(d:24, ERs) Rd8 @ERs Rd8 ERs32+1 ERs32 2 4 6 2 4 8 2 @aa:8 Rd8 @aa:16 Rd8 @aa:24 Rd8 Rs8 @ERd Rs8 @(d:16, ERd) Rs8 @(d:24, ERd) ERd32-1 ERd32 Rs8 @ERd 2 4 6 Rs8 @aa:8 Rs8 @aa:16 Rs8 @aa:24 #xx:16 Rd16 2 2 4 8 2 Rs16 Rd16 @ERs Rd16 @(d:16, ERs) Rd16 @(d:24, ERs) Rd16 @ERs Rd16 ERs32+2 @ERd32 4 6 2 4 8 @aa:16 Rd16 @aa:24 Rd16 Rs16 @ERd Rs16 @(d:16, ERd) Rs16 @(d:24, ERd) 0-- 0-- 0-- 0-- 0-- 0-- 2 2 4 6 10 6 MOV.B @aa:8, Rd MOV.B @aa:16, Rd MOV.B @aa:24, Rd MOV.B Rs, @ERd MOV.B Rs, @(d:16, ERd) MOV.B Rs, @(d:24, ERd) MOV.B Rs, @-ERd B B B B B B B ---- ---- ---- ---- ---- ---- ---- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 4 6 8 4 6 10 6 MOV.B Rs, @aa:8 MOV.B Rs, @aa:16 MOV.B Rs, @aa:24 MOV.W #xx:16, Rd MOV.W Rs, Rd MOV.W @ERs, Rd B B B W4 W W ---- ---- ---- ---- ---- ---- ---- ---- ---- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 4 6 8 4 2 4 6 10 6 MOV.W @(d:16, ERs), Rd W MOV.W @(d:24, ERs), Rd W MOV.W @ERs+, Rd W MOV.W @aa:16, Rd MOV.W @aa:24, Rd MOV.W Rs, @ERd W W W ---- ---- ---- ---- ---- 0-- 0-- 0-- 0-- 0-- 6 8 4 6 10 MOV.W Rs, @(d:16, ERd) W MOV.W Rs, @(d:24, ERd) W Rev. 1.00 May 30, 2008 Page 427 of 484 REJ09B0436-0100 Advanced Mnemonic Operation @(d, PC) Normal @@aa @ERn @aa #xx Rn -- Appendix Addressing Mode and Instruction Length (bytes) @-ERn/@ERn+ Operand Size Condition Code No. of States*1 @(d, ERn) I H N Z V C MOV MOV.W Rs, @-ERd MOV.W Rs, @aa:16 MOV.W Rs, @aa:24 MOV.L #xx:32, ERd MOV.L ERs, ERd MOV.L @ERs, ERd MOV.L @(d:16, ERs), ERd MOV.L @(d:24, ERs), ERd MOV.L @ERs+, ERd W 2 ERd32-2 ERd32 Rs16 @ERd 4 6 Rs16 @aa:16 Rs16 @aa:24 #xx:32 ERd32 ERs32 ERd32 ---- 0-- 6 W W L L L L L L 6 2 4 6 10 4 ---- ---- ---- ---- ---- ---- ---- ---- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 6 8 6 2 8 10 14 10 @ERs ERd32 @(d:16, ERs) ERd32 @(d:24, ERs) ERd32 @ERs ERd32 ERs32+4 ERs32 6 8 @aa:16 ERd32 @aa:24 ERd32 ERs32 @ERd 6 10 4 ERs32 @(d:16, ERd) ERs32 @(d:24, ERd) ERd32-4 ERd32 ERs32 @ERd 6 8 ERs32 @aa:16 ERs32 @aa:24 2 @SP Rn16 SP+2 SP 4 @SP ERn32 SP+4 SP 2 SP-2 SP Rn16 @SP 4 SP-4 SP ERn32 @SP 4 Cannot be used in this LSI Cannot be used in this LSI MOV.L @aa:16, ERd MOV.L @aa:24, ERd MOV.L ERs, @ERd MOV.L ERs, @(d:16, ERd) MOV.L ERs, @(d:24, ERd) MOV.L ERs, @-ERd L L L L L L 4 ---- ---- ---- ---- ---- ---- 0-- 0-- 0-- 0-- 0-- 0-- 10 12 8 10 14 10 MOV.L ERs, @aa:16 MOV.L ERs, @aa:24 POP POP.W Rn POP.L ERn L L W ---- ---- ---- 0-- 0-- 0-- 10 12 6 L ---- 0-- 10 PUSH PUSH.W Rn PUSH.L ERn W ---- 0-- 6 L ---- 0-- 10 MOVFPE MOVFPE @aa:16, Rd B Cannot be used in this LSI Cannot be used in this LSI MOVTPE MOVTPE Rs, @aa:16 B 4 Rev. 1.00 May 30, 2008 Page 428 of 484 REJ09B0436-0100 Advanced Mnemonic Operation @(d, PC) Normal @@aa @ERn @aa #xx Rn -- Appendix 2. Arithmetic Instructions Addressing Mode and Instruction Length (bytes) @-ERn/@ERn+ Operand Size Condition Code No. of States*1 @(d, ERn) I H N Z V C ADD ADD.B #xx:8, Rd ADD.B Rs, Rd ADD.W #xx:16, Rd ADD.W Rs, Rd ADD.L #xx:32, ERd B B 2 2 -- -- Rd8+#xx:8 Rd8 Rd8+Rs8 Rd8 Rd16+#xx:16 Rd16 2 Rd16+Rs16 Rd16 ERd32+#xx:32 ERd32 2 ERd32+ERs32 ERd32 Rd8+#xx:8 +C Rd8 2 2 2 2 2 2 2 2 2 2 Rd8+Rs8 +C Rd8 ERd32+1 ERd32 ERd32+2 ERd32 ERd32+4 ERd32 Rd8+1 Rd8 Rd16+1 Rd16 Rd16+2 Rd16 ERd32+1 ERd32 ERd32+2 ERd32 Rd8 decimal adjust Rd8 Rd8-Rs8 Rd8 Rd16-#xx:16 Rd16 2 Rd16-Rs16 Rd16 2 2 4 2 6 W4 W L 6 -- (1) -- (1) -- (2) ADD.L ERs, ERd L -- (2) 2 ADDX ADDX.B #xx:8, Rd ADDX.B Rs, Rd ADDS ADDS.L #1, ERd ADDS.L #2, ERd ADDS.L #4, ERd INC INC.B Rd INC.W #1, Rd INC.W #2, Rd INC.L #1, ERd INC.L #2, ERd DAA SUB DAA Rd B B L L L B W W L L B 2 -- -- (3) (3) 2 2 2 2 2 2 2 2 2 2 2 ------------ ------------ ------------ ---- ---- ---- ---- ---- --* -- -- -- -- -- *-- SUB.B Rs, Rd SUB.W #xx:16, Rd SUB.W Rs, Rd SUB.L #xx:32, ERd SUB.L ERs, ERd B W4 W L L B B L L L B W W 2 6 2 -- 2 4 2 6 2 2 2 2 2 2 2 2 2 -- (1) -- (1) ERd32-#xx:32 ERd32 -- (2) 2 ERd32-ERs32 ERd32 -- (2) SUBX SUBX.B #xx:8, Rd SUBX.B Rs, Rd SUBS SUBS.L #1, ERd SUBS.L #2, ERd SUBS.L #4, ERd DEC DEC.B Rd DEC.W #1, Rd DEC.W #2, Rd Rd8-#xx:8-C Rd8 2 2 2 2 2 2 2 Rd8-Rs8-C Rd8 ERd32-1 ERd32 ERd32-2 ERd32 ERd32-4 ERd32 Rd8-1 Rd8 Rd16-1 Rd16 Rd16-2 Rd16 -- -- (3) (3) ------------ ------------ ------------ ---- ---- ---- -- -- -- Rev. 1.00 May 30, 2008 Page 429 of 484 REJ09B0436-0100 Advanced Mnemonic Operation @(d, PC) Normal @@aa @ERn @aa #xx Rn -- Appendix Addressing Mode and Instruction Length (bytes) @-ERn/@ERn+ Operand Size Condition Code No. of States*1 @(d, ERn) I H N Z V C DEC DEC.L #1, ERd DEC.L #2, ERd DAS DAS.Rd L L B 2 2 2 ---- ---- --* ERd32-1 ERd32 ERd32-2 ERd32 Rd8 decimal adjust Rd8 Rd8 x Rs8 Rd16 (unsigned multiplication) Rd16 x Rs16 ERd32 (unsigned multiplication) Rd8 x Rs8 Rd16 (signed multiplication) Rd16 x Rs16 ERd32 (signed multiplication) Rd16 / Rs8 Rd16 (RdH: remainder, RdL: quotient) (unsigned division) ERd32 / Rs16 ERd32 (Ed: remainder, Rd: quotient) (unsigned division) Rd16 / Rs8 Rd16 (RdH: remainder, RdL: quotient) (signed division) ERd32 / Rs16 ERd32 (Ed: remainder, Rd: quotient) (signed division) Rd8-#xx:8 -- -- 2 2 2 *-- MULXU MULXU. B Rs, Rd B 2 ------------ 14 MULXU. W Rs, ERd W 2 ------------ 22 MULXS MULXS. B Rs, Rd B 4 ---- ---- 16 MULXS. W Rs, ERd W 4 ---- ---- 24 DIVXU DIVXU. B Rs, Rd B 2 -- -- (6) (7) -- -- 14 DIVXU. W Rs, ERd W 2 -- -- (6) (7) -- -- 22 DIVXS DIVXS. B Rs, Rd B 4 -- -- (8) (7) -- -- 16 DIVXS. W Rs, ERd W 4 -- -- (8) (7) -- -- 24 CMP CMP.B #xx:8, Rd CMP.B Rs, Rd CMP.W #xx:16, Rd CMP.W Rs, Rd CMP.L #xx:32, ERd CMP.L ERs, ERd B B 2 2 -- -- 2 2 4 2 4 2 Rd8-Rs8 Rd16-#xx:16 W4 W L L 6 2 2 -- (1) -- (1) -- (2) -- (2) Rd16-Rs16 ERd32-#xx:32 ERd32-ERs32 Rev. 1.00 May 30, 2008 Page 430 of 484 REJ09B0436-0100 Advanced Mnemonic Operation @(d, PC) Normal @@aa @ERn @aa #xx Rn -- Appendix Addressing Mode and Instruction Length (bytes) No. of States*1 Condition Code @(d, ERn) I H N Z V C NEG NEG.B Rd NEG.W Rd NEG.L ERd EXTU EXTU.W Rd EXTU.L ERd B W L W 2 2 2 2 -- -- -- 0-Rd8 Rd8 0-Rd16 Rd16 0-ERd32 ERd32 0 ( 2 2 2 2 ---- 0 0-- L 2 ---- 0 0-- 2 EXTS EXTS.W Rd EXTS.L ERd W 2 ---- 0-- 2 L 2 ---- 0-- 2 Rev. 1.00 May 30, 2008 Page 431 of 484 REJ09B0436-0100 Advanced Mnemonic @-ERn/@ERn+ Operand Size Operation @(d, PC) Normal @@aa @ERn @aa #xx Rn -- Appendix 3. Logic Instructions Addressing Mode and Instruction Length (bytes) No. of States*1 Condition Code @(d, ERn) I H N Z V C AND AND.B #xx:8, Rd AND.B Rs, Rd AND.W #xx:16, Rd AND.W Rs, Rd AND.L #xx:32, ERd AND.L ERs, ERd B B 2 2 ---- ---- ---- ---- Rd8#xx:8 Rd8 Rd8Rs8 Rd8 Rd16#xx:16 Rd16 2 Rd16Rs16 Rd16 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 0-- 2 2 4 2 6 4 2 2 4 2 6 4 2 2 4 2 6 4 2 2 2 W4 W L L B B W4 W L L B B W4 W L L B W L 6 4 2 2 2 2 2 2 6 4 2 2 2 6 4 ERd32#xx:32 ERd32 -- -- ERd32ERs32 ERd32 -- -- Rd8#xx:8 Rd8 Rd8Rs8 Rd8 Rd16#xx:16 Rd16 Rd16Rs16 Rd16 ---- ---- ---- ---- OR OR.B #xx:8, Rd OR.B Rs, Rd OR.W #xx:16, Rd OR.W Rs, Rd OR.L #xx:32, ERd OR.L ERs, ERd ERd32#xx:32 ERd32 -- -- ERd32ERs32 ERd32 -- -- Rd8#xx:8 Rd8 Rd8Rs8 Rd8 Rd16#xx:16 Rd16 Rd16Rs16 Rd16 ---- ---- ---- ---- XOR XOR.B #xx:8, Rd XOR.B Rs, Rd XOR.W #xx:16, Rd XOR.W Rs, Rd XOR.L #xx:32, ERd XOR.L ERs, ERd ERd32#xx:32 ERd32 -- -- ERd32ERs32 ERd32 -- -- Rd8 Rd8 Rd16 Rd16 Rd32 Rd32 ---- ---- ---- NOT NOT.B Rd NOT.W Rd NOT.L ERd Rev. 1.00 May 30, 2008 Page 432 of 484 REJ09B0436-0100 Advanced Mnemonic @-ERn/@ERn+ Operand Size Operation @(d, PC) Normal @@aa @ERn @aa #xx Rn -- Appendix 4. Shift Instructions Addressing Mode and Instruction Length (bytes) @-ERn/@ERn+ Operand Size Condition Code No. of States*1 @(d, ERn) I H N Z V C SHAL SHAL.B Rd SHAL.W Rd SHAL.L ERd SHAR SHAR.B Rd SHAR.W Rd SHAR.L ERd SHLL SHLL.B Rd SHLL.W Rd SHLL.L ERd SHLR SHLR.B Rd SHLR.W Rd SHLR.L ERd ROTXL ROTXL.B Rd B W L B W L B W L B W L B W L B W L B W L B W L 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 C MSB LSB C MSB C MSB 0 MSB C MSB LSB C MSB C MSB LSB LSB LSB LSB LSB 0 ---- ---- ---- ---- ---- ---- ---- 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ---- ---- ---- C ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ROTXL.W Rd ROTXL.L ERd ROTXR ROTXR.B Rd ROTXR.W Rd ROTXR.L ERd ROTL ROTL.B Rd ROTL.W Rd ROTL.L ERd ROTR ROTR.B Rd ROTR.W Rd ROTR.L ERd C MSB LSB ---- ---- Rev. 1.00 May 30, 2008 Page 433 of 484 REJ09B0436-0100 Advanced Mnemonic Operation @(d, PC) Normal @@aa @ERn @aa #xx Rn -- Appendix 5. Bit-Manipulation Instructions Addressing Mode and Instruction Length (bytes) No. of States*1 Condition Code @(d, ERn) I H N Z V C BSET BSET #xx:3, Rd BSET #xx:3, @ERd BSET #xx:3, @aa:8 BSET Rn, Rd BSET Rn, @ERd BSET Rn, @aa:8 BCLR BCLR #xx:3, Rd BCLR #xx:3, @ERd BCLR #xx:3, @aa:8 BCLR Rn, Rd BCLR Rn, @ERd BCLR Rn, @aa:8 BNOT BNOT #xx:3, Rd B B B B B B B B B B B B B 2 4 4 2 4 4 2 4 4 2 4 4 2 (#xx:3 of Rd8) 1 (#xx:3 of @ERd) 1 (#xx:3 of @aa:8) 1 (Rn8 of Rd8) 1 (Rn8 of @ERd) 1 (Rn8 of @aa:8) 1 (#xx:3 of Rd8) 0 (#xx:3 of @ERd) 0 (#xx:3 of @aa:8) 0 (Rn8 of Rd8) 0 (Rn8 of @ERd) 0 (Rn8 of @aa:8) 0 (#xx:3 of Rd8) (#xx:3 of Rd8) 4 (#xx:3 of @ERd) (#xx:3 of @ERd) 4 (#xx:3 of @aa:8) (#xx:3 of @aa:8) (Rn8 of Rd8) (Rn8 of Rd8) 4 (Rn8 of @ERd) (Rn8 of @ERd) 4 (Rn8 of @aa:8) (Rn8 of @aa:8) (#xx:3 of Rd8) Z 4 4 (#xx:3 of @ERd) Z (#xx:3 of @aa:8) Z (Rn8 of @Rd8) Z 4 4 (Rn8 of @ERd) Z (Rn8 of @aa:8) Z (#xx:3 of Rd8) C ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ 2 8 8 2 8 8 2 8 8 2 8 8 2 BNOT #xx:3, @ERd B ------------ 8 BNOT #xx:3, @aa:8 B ------------ 8 BNOT Rn, Rd B 2 ------------ 2 BNOT Rn, @ERd B ------------ 8 BNOT Rn, @aa:8 B ------------ 8 BTST BTST #xx:3, Rd BTST #xx:3, @ERd BTST #xx:3, @aa:8 BTST Rn, Rd BTST Rn, @ERd BTST Rn, @aa:8 BLD BLD #xx:3, Rd B B B B B B B 2 ------ ------ ------ ------ ------ ------ ---- ---- ---- ---- ---- ---- 2 6 6 2 6 6 2 2 2 ---------- Rev. 1.00 May 30, 2008 Page 434 of 484 REJ09B0436-0100 Advanced Mnemonic @-ERn/@ERn+ Operand Size Operation @(d, PC) Normal @@aa @ERn @aa #xx Rn -- Appendix Addressing Mode and Instruction Length (bytes) @-ERn/@ERn+ Operand Size Condition Code No. of States*1 @(d, ERn) I H N Z V C BLD BLD #xx:3, @ERd BLD #xx:3, @aa:8 B B B B B B B B B B B B B B B B B B B B B B B B B B B B B 2 2 2 2 2 2 2 2 2 4 4 ---------- ---------- ---------- ---------- ---------- (#xx:3 of @ERd) C (#xx:3 of @aa:8) C (#xx:3 of Rd8) C (#xx:3 of @ERd) C 4 (#xx:3 of @aa:8) C C (#xx:3 of Rd8) C (#xx:3 of @ERd24) 4 C (#xx:3 of @aa:8) C (#xx:3 of Rd8) C (#xx:3 of @ERd24) 4 C (#xx:3 of @aa:8) C(#xx:3 of Rd8) C C(#xx:3 of @ERd24) C 4 C(#xx:3 of @aa:8) C C (#xx:3 of Rd8) C 6 6 2 6 6 2 8 8 2 8 8 2 6 6 2 6 6 2 6 6 2 6 6 2 6 6 2 6 6 BILD BILD #xx:3, Rd BILD #xx:3, @ERd BILD #xx:3, @aa:8 BST BST #xx:3, Rd BST #xx:3, @ERd BST #xx:3, @aa:8 BIST BIST #xx:3, Rd BIST #xx:3, @ERd BIST #xx:3, @aa:8 BAND BAND #xx:3, Rd BAND #xx:3, @ERd BAND #xx:3, @aa:8 BIAND BIAND #xx:3, Rd BIAND #xx:3, @ERd BIAND #xx:3, @aa:8 BOR BOR #xx:3, Rd BOR #xx:3, @ERd BOR #xx:3, @aa:8 BIOR BIOR #xx:3, Rd BIOR #xx:3, @ERd BIOR #xx:3, @aa:8 BXOR BXOR #xx:3, Rd BXOR #xx:3, @ERd BXOR #xx:3, @aa:8 BIXOR BIXOR #xx:3, Rd BIXOR #xx:3, @ERd BIXOR #xx:3, @aa:8 4 ------------ ------------ ------------ ------------ ------------ ------------ ---------- ---------- ---------- ---------- 4 4 4 4 4 C (#xx:3 of @ERd24) C -- -- -- -- -- C (#xx:3 of @aa:8) C C(#xx:3 of Rd8) C C(#xx:3 of @ERd24) C 4 C(#xx:3 of @aa:8) C C (#xx:3 of Rd8) C ---------- ---------- ---------- ---------- ---------- 4 4 4 C (#xx:3 of @ERd24) C -- -- -- -- -- C (#xx:3 of @aa:8) C C(#xx:3 of Rd8) C C(#xx:3 of @ERd24) C 4 C(#xx:3 of @aa:8) C C (#xx:3 of Rd8) C ---------- ---------- ---------- ---------- ---------- 4 4 4 C (#xx:3 of @ERd24) C -- -- -- -- -- C (#xx:3 of @aa:8) C ---------- Rev. 1.00 May 30, 2008 Page 435 of 484 REJ09B0436-0100 Advanced Mnemonic Operation @(d, PC) Normal @@aa @ERn @aa #xx Rn -- Appendix 6. Branching Instructions Addressing Mode and Instruction Length (bytes) No. of States*1 Condition Code @(d, ERn) Branch Condition If condition Always is true then PC PC+d Never else next; C Z = 0 I H N Z V C Bcc BRA d:8 (BT d:8) BRA d:16 (BT d:16) BRN d:8 (BF d:8) BRN d:16 (BF d:16) BHI d:8 BHI d:16 BLS d:8 BLS d:16 BCC d:8 (BHS d:8) BCC d:16 (BHS d:16) BCS d:8 (BLO d:8) BCS d:16 (BLO d:16) BNE d:8 BNE d:16 BEQ d:8 BEQ d:16 BVC d:8 BVC d:16 BVS d:8 BVS d:16 BPL d:8 BPL d:16 BMI d:8 BMI d:16 BGE d:8 BGE d:16 BLT d:8 BLT d:16 BGT d:8 BGT d:16 BLE d:8 BLE d:16 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4 2 4 ------------ ------------ ------------ ------------ ------------ ------------ 4 6 4 6 4 6 4 6 4 6 4 6 4 6 4 6 4 6 4 6 4 6 4 6 4 6 4 6 4 6 4 6 C Z = 1 ------------ ------------ C=0 ------------ ------------ C=1 ------------ ------------ Z=0 ------------ ------------ Z=1 ------------ ------------ V=0 ------------ ------------ V=1 ------------ ------------ N=0 ------------ ------------ N=1 ------------ ------------ NV = 0 ------------ ------------ NV = 1 ------------ ------------ Z (NV) = 0 -- -- -- -- -- -- ------------ Z (NV) = 1 -- -- -- -- -- -- ------------ Rev. 1.00 May 30, 2008 Page 436 of 484 REJ09B0436-0100 Advanced Mnemonic @-ERn/@ERn+ Operand Size Operation @(d, PC) Normal @@aa @ERn @aa #xx Rn -- Appendix Addressing Mode and Instruction Length (bytes) No. of States*1 Condition Code @(d, ERn) I H N Z V C JMP JMP @ERn JMP @aa:24 JMP @@aa:8 -- -- -- -- 2 4 2 2 PC ERn PC aa:24 PC @aa:8 PC @-SP PC PC+d:8 PC @-SP PC PC+d:16 PC @-SP PC ERn 4 PC @-SP PC aa:24 2 PC @-SP PC @aa:8 2 PC @SP+ ------------ ------------ ------------ ------------ 8 6 4 6 10 8 BSR BSR d:8 BSR d:16 JSR -- 4 ------------ 8 10 JSR @ERn -- 2 ------------ 6 JSR @aa:24 -- ------------ 8 10 JSR @@aa:8 -- ------------ 8 12 RTS RTS -- ------------ 8 10 Rev. 1.00 May 30, 2008 Page 437 of 484 REJ09B0436-0100 Advanced 8 Mnemonic @-ERn/@ERn+ Operand Size Operation @(d, PC) Normal @@aa @ERn @aa #xx Rn -- Appendix 7. System Control Instructions Addressing Mode and Instruction Length (bytes) No. of States*1 Condition Code @(d, ERn) I H N Z V C RTE RTE -- CCR @SP+ PC @SP+ Transition to powerdown state 10 SLEEP SLEEP -- 2 2 4 6 10 4 2 LDC LDC #xx:8, CCR LDC Rs, CCR LDC @ERs, CCR LDC @(d:16, ERs), CCR LDC @(d:24, ERs), CCR LDC @ERs+, CCR B B W W W W #xx:8 CCR Rs8 CCR @ERs CCR @(d:16, ERs) CCR @(d:24, ERs) CCR @ERs CCR ERs32+2 ERs32 6 8 2 4 6 10 4 @aa:16 CCR @aa:24 CCR CCR Rd8 CCR @ERd CCR @(d:16, ERd) CCR @(d:24, ERd) ERd32-2 ERd32 CCR @ERd 6 8 CCR @aa:16 CCR @aa:24 2 2 6 8 12 8 LDC @aa:16, CCR LDC @aa:24, CCR STC STC CCR, Rd STC CCR, @ERd STC CCR, @(d:16, ERd) STC CCR, @(d:24, ERd) STC CCR, @-ERd W W B W W W W 8 10 2 6 8 12 8 STC CCR, @aa:16 STC CCR, @aa:24 ANDC ANDC #xx:8, CCR ORC NOP ORC #xx:8, CCR XORC XORC #xx:8, CCR NOP W W B B B -- 2 2 2 8 10 CCR#xx:8 CCR CCR#xx:8 CCR CCR#xx:8 CCR 2 PC PC+2 2 2 2 2 Rev. 1.00 May 30, 2008 Page 438 of 484 REJ09B0436-0100 Advanced Mnemonic @-ERn/@ERn+ Operand Size Operation @(d, PC) Normal @@aa @ERn @aa #xx Rn -- Appendix 8. Block Transfer Instructions Addressing Mode and Instruction Length (bytes) No. of States*1 Condition Code @(d, ERn) I H N Z V C EEPMOV EEPMOV. B -- 4 if R4L 0 then repeat @R5 @R6 R5+1 R5 R6+1 R6 R4L-1 R4L until R4L=0 else next 4 if R4 0 then repeat @R5 @R6 R5+1 R5 R6+1 R6 R4-1 R4 until R4=0 else next -- -- -- -- -- -- 8+ 4n*2 EEPMOV. W -- -- -- -- -- -- -- 8+ 4n*2 Notes: 1. The number of states in cases where the instruction code and its operands are located in on-chip memory is shown here. For other cases, see appendix A.3, Number of Execution States. 2. n is the value set in register R4L or R4. (1) (2) (3) (4) (5) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0. Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0. Retains its previous value when the result is zero; otherwise cleared to 0. Set to 1 when the adjustment produces a carry; otherwise retains its previous value. The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable. (6) Set to 1 when the divisor is negative; otherwise cleared to 0. (7) Set to 1 when the divisor is zero; otherwise cleared to 0. (8) Set to 1 when the quotient is negative; otherwise cleared to 0. Rev. 1.00 May 30, 2008 Page 439 of 484 REJ09B0436-0100 Advanced Mnemonic @-ERn/@ERn+ Operand Size Operation @(d, PC) Normal @@aa @ERn @aa #xx Rn -- A.2 Appendix Table A.2 Instruction code: Instruction when most significant bit of BH is 1. 4 ORC ADD SUB Table A.2 Table A.2 (2) (2) CMP SUBX MOV OR.B XOR.B AND.B Table A.2 (2) XORC ANDC LDC Table A.2 Table A.2 (2) (2) ADDX 5 6 7 8 9 A B C D E F Table A.2 (2) Table A.2 (2) REJ09B0436-0100 1st byte 2nd byte AH AL BH BL Instruction when most significant bit of BH is 0. 3 LDC AL AH 0 1 2 0 NOP Table A.2 (2) STC Operation Code Map 1 Table A.2 Table A.2 Table A.2 Table A.2 (2) (2) (2) (2) 2 MOV.B Rev. 1.00 May 30, 2008 Page 440 of 484 Operation Code Map (1) 3 BLS BVC BVS JMP MOV MOV BIOR ADD ADDX CMP SUBX OR XOR AND MOV BIXOR BIAND BILD Table A.2 Table A.2 EEPMOV (2) (2) Table A.2 (3) Table A.2 (2) BPL BMI DIVXU BST OR BTST BOR BXOR BAND BIST BLD XOR AND RTS BSR RTE TRAPA BCC BCS BNE BEQ BGE BSR BLT BGT JSR BLE 4 BRA BRN BHI 5 MULXU DIVXU MULXU 6 BSET BNOT BCLR 7 8 9 A B C D E F Table A.2 Instruction code: 1st byte 2nd byte AH AL BH BL 3 LDC/STC SLEEP ADD INC ADDS MOV SHLL SHAL SHAR ROTL ROTR EXTU EXTU NEG SHLR ROTXL ROTXR NOT SHAL SHAR ROTL ROTR NEG SUB DEC DEC SUB CMP BLS SUB SUB OR OR XOR XOR BCC BCS BNE AND AND BEQ BVC BVS BPL BMI BGE BLT BGT BLE DEC DEC EXTS EXTS INC INC INC Table A-2 Table A-2 (3) (3) 4 5 6 7 8 9 A B C D E F Table A-2 (3) BH AH AL 0 1 2 01 MOV 0A INC 0B ADDS Operation Code Map (2) 0F DAA 10 SHLL 11 SHLR 12 ROTXL 13 ROTXR 17 NOT 1A DEC 1B SUBS 1F DAS 58 BRA BRN BHI 79 MOV ADD CMP Rev. 1.00 May 30, 2008 Page 441 of 484 REJ09B0436-0100 7A MOV ADD CMP Appendix Appendix Table A.2 Instruction code: Instruction when most significant bit of DH is 1. REJ09B0436-0100 1st byte 2nd byte 3rd byte 4th byte AH AL BH BL CH CL DH DL Instruction when most significant bit of DH is 0. CL 3 4 5 6 7 8 9 A B C D E F AH ALBH BLCH LDC STC STC LDC LDC STC 0 1 2 01406 LDC STC Rev. 1.00 May 30, 2008 Page 442 of 484 Operation Code Map (3) 01C05 DIVXS OR AND BTST BOR BTST BIOR BIST BIXOR BIAND BILD BST BXOR BAND BLD XOR MULXS MULXS 01D05 DIVXS 01F06 7Cr06 * 1 7Cr07 * 1 7Dr06 * 1 BSET BNOT BCLR 7Dr07 * 1 BTST BOR BTST BIOR BIXOR BIAND BILD BST BIST BXOR BAND BLD BSET BNOT BCLR 7Eaa6 * 2 7Eaa7 * 2 7Faa6 * 2 BSET BNOT BCLR 7Faa7 * 2 BSET BNOT BCLR Notes: 1. r is the register designation field. 2. aa is the absolute address field. Appendix A.3 Number of Execution States The status of execution for each instruction of the H8/300H CPU and the method of calculating the number of states required for instruction execution are shown below. Table A.4 shows the number of cycles of each type occurring in each instruction, such as instruction fetch and data read/write. Table A.3 shows the number of states required for each cycle. The total number of states required for execution of an instruction can be calculated by the following expression: Execution states = I x SI + J x SJ + K x SK + L x SL + M x SM + N x SN Examples: When instruction is fetched from on-chip ROM, and an on-chip RAM is accessed. BSET #0, @FF00 From table A.4: I = L = 2, J = K = M = N= 0 From table A.3: SI = 2, SL = 2 Number of states required for execution = 2 x 2 + 2 x 2 = 8 When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM, and on-chip RAM is used for stack area. JSR @@ 30 From table A.4: I = 2, J = K = 1, From table A.3: SI = SJ = SK = 2 Number of states required for execution = 2 x 2 + 1 x 2+ 1 x 2 = 8 L=M=N=0 Rev. 1.00 May 30, 2008 Page 443 of 484 REJ09B0436-0100 Appendix Table A.3 Number of Cycles in Each Instruction Access Location On-Chip Memory SI SJ SK SL SM SN 2 or 3* -- 1 2 On-Chip Peripheral Module -- Execution Status (Instruction Cycle) Instruction fetch Branch address read Stack operation Byte data access Word data access Internal operation Note: * Depends on which on-chip peripheral module is accessed. See section 15.1, Register Addresses (Address Order). Rev. 1.00 May 30, 2008 Page 444 of 484 REJ09B0436-0100 Appendix Table A.4 Number of Cycles in Each Instruction Instruction Fetch I 1 1 2 1 3 1 1 1 1 1 1 2 1 3 2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 1 1 Branch Stack Addr. Read Operation J K Byte Data Access L Word Data Access M Internal Operation N Instruction Mnemonic ADD ADD.B #xx:8, Rd ADD.B Rs, Rd ADD.W #xx:16, Rd ADD.W Rs, Rd ADD.L #xx:32, ERd ADD.L ERs, ERd ADDS ADDX ADDS #1/2/4, ERd ADDX #xx:8, Rd ADDX Rs, Rd AND AND.B #xx:8, Rd AND.B Rs, Rd AND.W #xx:16, Rd AND.W Rs, Rd AND.L #xx:32, ERd AND.L ERs, ERd ANDC BAND ANDC #xx:8, CCR BAND #xx:3, Rd BAND #xx:3, @ERd BAND #xx:3, @aa:8 Bcc BRA d:8 (BT d:8) BRN d:8 (BF d:8) BHI d:8 BLS d:8 BCC d:8 (BHS d:8) BCS d:8 (BLO d:8) BNE d:8 BEQ d:8 BVC d:8 BVS d:8 BPL d:8 BMI d:8 BGE d:8 Rev. 1.00 May 30, 2008 Page 445 of 484 REJ09B0436-0100 Appendix Instruction Fetch Instruction Mnemonic Bcc BLT d:8 BGT d:8 BLE d:8 BRA d:16(BT d:16) BRN d:16(BF d:16) BHI d:16 BLS d:16 BCC d:16(BHS d:16) BCS d:16(BLO d:16) BNE d:16 BEQ d:16 BVC d:16 BVS d:16 BPL d:16 BMI d:16 BGE d:16 BLT d:16 BGT d:16 BLE d:16 BCLR BCLR #xx:3, Rd BCLR #xx:3, @ERd BCLR #xx:3, @aa:8 BCLR Rn, Rd BCLR Rn, @ERd BCLR Rn, @aa:8 BIAND BIAND #xx:3, Rd BIAND #xx:3, @ERd BIAND #xx:3, @aa:8 BILD BILD #xx:3, Rd BILD #xx:3, @ERd BILD #xx:3, @aa:8 I 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 1 2 2 1 2 2 1 2 2 1 2 2 Branch J Stack K Byte Data Access L Word Data Access M Internal Operation N Addr. Read Operation 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 1 1 1 1 Rev. 1.00 May 30, 2008 Page 446 of 484 REJ09B0436-0100 Appendix Instruction Fetch Instruction Mnemonic BIOR BIOR #xx:3, Rd BIOR #xx:3, @ERd BIOR #xx:3, @aa:8 BIST BIST #xx:3, Rd BIST #xx:3, @ERd BIST #xx:3, @aa:8 BIXOR BIXOR #xx:3, Rd BIXOR #xx:3, @ERd BIXOR #xx:3, @aa:8 BLD BLD #xx:3, Rd BLD #xx:3, @ERd BLD #xx:3, @aa:8 BNOT BNOT #xx:3, Rd BNOT #xx:3, @ERd BNOT #xx:3, @aa:8 BNOT Rn, Rd BNOT Rn, @ERd BNOT Rn, @aa:8 BOR BOR #xx:3, Rd BOR #xx:3, @ERd BOR #xx:3, @aa:8 BSET BSET #xx:3, Rd BSET #xx:3, @ERd BSET #xx:3, @aa:8 BSET Rn, Rd BSET Rn, @ERd BSET Rn, @aa:8 BSR BSR d:8 BSR d:16 BST BST #xx:3, Rd BST #xx:3, @ERd BST #xx:3, @aa:8 I 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 1 2 2 2 2 1 2 2 Branch J Stack K Byte Data Access L Word Data Access M Internal Operation N Addr. Read Operation 1 1 2 2 1 1 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2 2 2 Rev. 1.00 May 30, 2008 Page 447 of 484 REJ09B0436-0100 Appendix Instruction Fetch Instruction Mnemonic BTST BTST #xx:3, Rd BTST #xx:3, @ERd BTST #xx:3, @aa:8 BTST Rn, Rd BTST Rn, @ERd BTST Rn, @aa:8 BXOR BXOR #xx:3, Rd BXOR #xx:3, @ERd BXOR #xx:3, @aa:8 CMP CMP.B #xx:8, Rd CMP.B Rs, Rd CMP.W #xx:16, Rd CMP.W Rs, Rd CMP.L #xx:32, ERd CMP.L ERs, ERd DAA DAS DEC DAA Rd DAS Rd DEC.B Rd DEC.W #1/2, Rd DEC.L #1/2, ERd DUVXS DIVXS.B Rs, Rd DIVXS.W Rs, ERd DIVXU DIVXU.B Rs, Rd DIVXU.W Rs, ERd EEPMOV EEPMOV.B EEPMOV.W EXTS EXTS.W Rd EXTS.L ERd EXTU EXTU.W Rd EXTU.L ERd I 1 2 2 1 2 2 1 2 2 1 1 2 1 3 1 1 1 1 1 1 2 2 1 1 2 2 1 1 1 1 Branch J Stack K Byte Data Access L Word Data Access M Internal Operation N Addr. Read Operation 1 1 1 1 1 1 12 20 12 20 2n+2* 1 2n+2*1 Rev. 1.00 May 30, 2008 Page 448 of 484 REJ09B0436-0100 Appendix Instruction Fetch Instruction Mnemonic INC INC.B Rd INC.W #1/2, Rd INC.L #1/2, ERd JMP JMP @ERn JMP @aa:24 JMP @@aa:8 JSR JSR @ERn JSR @aa:24 JSR @@aa:8 LDC LDC #xx:8, CCR LDC Rs, CCR LDC@ERs, CCR LDC@(d:16, ERs), CCR LDC@(d:24,ERs), CCR LDC@ERs+, CCR LDC@aa:16, CCR LDC@aa:24, CCR MOV MOV.B #xx:8, Rd MOV.B Rs, Rd MOV.B @ERs, Rd MOV.B @(d:16, ERs), Rd MOV.B @(d:24, ERs), Rd MOV.B @ERs+, Rd MOV.B @aa:8, Rd MOV.B @aa:16, Rd MOV.B @aa:24, Rd MOV.B Rs, @Erd MOV.B Rs, @(d:16, ERd) MOV.B Rs, @(d:24, ERd) MOV.B Rs, @-ERd MOV.B Rs, @aa:8 I 1 1 1 2 2 2 2 2 2 1 1 2 3 5 2 3 4 1 1 1 2 4 1 1 2 3 1 2 4 1 1 Branch J Stack K Byte Data Access L Word Data Access M Internal Operation N Addr. Read Operation 2 1 1 1 1 1 2 2 1 1 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 2 2 Rev. 1.00 May 30, 2008 Page 449 of 484 REJ09B0436-0100 Appendix Instruction Fetch Instruction Mnemonic MOV MOV.B Rs, @aa:16 MOV.B Rs, @aa:24 MOV.W #xx:16, Rd MOV.W Rs, Rd MOV.W @ERs, Rd MOV.W @(d:16,ERs), Rd MOV.W @(d:24,ERs), Rd MOV.W @ERs+, Rd MOV.W @aa:16, Rd MOV.W @aa:24, Rd MOV.W Rs, @ERd MOV.W Rs, @(d:16,ERd) MOV.W Rs, @(d:24,ERd) MOV MOV.W Rs, @-ERd MOV.W Rs, @aa:16 MOV.W Rs, @aa:24 MOV.L #xx:32, ERd MOV.L ERs, ERd MOV.L @ERs, ERd MOV.L @(d:16,ERs), ERd MOV.L @(d:24,ERs), ERd MOV.L @ERs+, ERd MOV.L @aa:16, ERd MOV.L @aa:24, ERd MOV.L ERs,@ERd MOV.L ERs, @(d:16,ERd) MOV.L ERs, @(d:24,ERd) MOV.L ERs, @-ERd MOV.L ERs, @aa:16 MOV.L ERs, @aa:24 MOVFPE MOVTPE MOVFPE @aa:16, Rd* MOVTPE Rs,@aa:16* 2 2 Branch J Stack K Byte Data Access L 1 1 Word Data Access M Internal Operation N Addr. Read Operation I 2 3 2 1 1 2 4 1 2 3 1 2 4 1 2 3 3 1 2 3 5 2 3 4 2 3 5 2 3 4 2 2 1 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 1 1 2 2 Rev. 1.00 May 30, 2008 Page 450 of 484 REJ09B0436-0100 Appendix Instruction Fetch Instruction Mnemonic MULXS MULXS.B Rs, Rd MULXS.W Rs, ERd MULXU MULXU.B Rs, Rd MULXU.W Rs, ERd NEG NEG.B Rd NEG.W Rd NEG.L ERd NOP NOT NOP NOT.B Rd NOT.W Rd NOT.L ERd OR OR.B #xx:8, Rd OR.B Rs, Rd OR.W #xx:16, Rd OR.W Rs, Rd OR.L #xx:32, ERd OR.L ERs, ERd ORC POP ORC #xx:8, CCR POP.W Rn POP.L ERn PUSH PUSH.W Rn PUSH.L ERn ROTL ROTL.B Rd ROTL.W Rd ROTL.L ERd ROTR ROTR.B Rd ROTR.W Rd ROTR.L ERd ROTXL ROTXL.B Rd ROTXL.W Rd ROTXL.L ERd I 2 2 1 1 1 1 1 1 1 1 1 1 1 2 1 3 2 1 1 2 1 2 1 1 1 1 1 1 1 1 1 Branch J Stack K Byte Data Access L Word Data Access M Internal Operation N 12 20 12 20 Addr. Read Operation 1 2 1 2 2 2 2 2 Rev. 1.00 May 30, 2008 Page 451 of 484 REJ09B0436-0100 Appendix Instruction Fetch Instruction Mnemonic ROTXR ROTXR.B Rd ROTXR.W Rd ROTXR.L ERd RTE RTS SHAL RTE RTS SHAL.B Rd SHAL.W Rd SHAL.L ERd SHAR SHAR.B Rd SHAR.W Rd SHAR.L ERd SHLL SHLL.B Rd SHLL.W Rd SHLL.L ERd SHLR SHLR.B Rd SHLR.W Rd SHLR.L ERd SLEEP STC SLEEP STC CCR, Rd STC CCR, @ERd STC CCR, @(d:16,ERd) STC CCR, @(d:24,ERd) STC CCR,@-ERd STC CCR, @aa:16 STC CCR, @aa:24 SUB SUB.B Rs, Rd SUB.W #xx:16, Rd SUB.W Rs, Rd SUB.L #xx:32, ERd SUB.L ERs, ERd SUBS SUBS #1/2/4, ERd I 1 1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 3 5 2 3 4 1 2 1 3 1 1 Branch J Stack K Byte Data Access L Word Data Access M Internal Operation N Addr. Read Operation 2 1 2 2 1 1 1 1 1 1 2 Rev. 1.00 May 30, 2008 Page 452 of 484 REJ09B0436-0100 Appendix Instruction Fetch Instruction Mnemonic SUBX SUBX #xx:8, Rd SUBX. Rs, Rd XOR XOR.B #xx:8, Rd XOR.B Rs, Rd XOR.W #xx:16, Rd XOR.W Rs, Rd XOR.L #xx:32, ERd XOR.L ERs, ERd XORC XORC #xx:8, CCR I 1 1 1 1 2 1 3 2 1 Branch J Stack K Byte Data Access L Word Data Access M Internal Operation N Addr. Read Operation Notes: 1. n: Specified value in R4L. The source and destination operands are accessed n+1 times respectively. 2. It cannot be used in this LSI. Rev. 1.00 May 30, 2008 Page 453 of 484 REJ09B0436-0100 Appendix A.4 Combinations of Instructions and Addressing Modes Combinations of Instructions and Addressing Modes Addressing Mode @ERn+/@ERn @(d:16.ERn) @(d:24.ERn) @(d:16.PC) Table A.5 @@aa:8 Functions Instructions @ERn #xx @(d:8.PC) @aa:16 @aa:24 @aa:8 Rn Data MOV transfer POP, PUSH instructions MOVFPE, MOVTPE Arithmetic operations ADD, CMP SUB ADDX, SUBX ADDS, SUBS INC, DEC DAA, DAS MULXU, MULXS, DIVXU, DIVXS NEG EXTU, EXTS Logical AND, OR, XOR operations NOT Shift operations Bit manipulations Branching BCC, BSR instructions JMP, JSR RTS System RTE control SLEEP instructions LDC STC ANDC, ORC, XORC NOP Block data transfer instructions BWL BWL BWL BWL BWL BWL -- -- -- -- -- -- -- -- -- -- -- -- BWL BWL WL BWL B B -- L -- BWL -- B -- BW -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- B -- -- -- -- -- -- -- -- -- BWL BWL -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- WL -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- B -- B -- -- BWL WL BWL BWL BWL B -- -- -- -- -- B B -- -- -- -- -- -- -- -- B -- -- -- -- W W -- -- -- -- -- -- -- -- -- -- -- -- -- -- W W -- -- -- -- -- -- -- -- -- -- -- -- -- -- W W -- -- -- -- -- -- -- -- -- -- -- -- -- -- W W -- -- -- -- -- -- -- -- B -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- W W -- -- -- -- -- -- -- -- -- -- -- -- -- W W -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- BW Rev. 1.00 May 30, 2008 Page 454 of 484 REJ09B0436-0100 -- Appendix B. B.1 I/O Port Block Diagrams Block Diagrams of Port 1 SBY (low level during reset and in standby mode) VCC VCC PMR1n PUCR1n P1n PDR1n VSS PCR1n Internal data bus IRQn-4/n* PDR1: PCR1: PMR1: PUCR1: Port data register 1 Port control register 1 Port mode register 1 Port pull-up control register 1 *: n = 7 to 5 n-4 n=4n Figure B.1 (a) Port 1 Block Diagram (Pins P17 to P14) Rev. 1.00 May 30, 2008 Page 455 of 484 REJ09B0436-0100 Appendix SBY PUCR13 VCC VCC P13 PDR13 VSS PCR13 Internal data bus Timer G module TMIG PMR13 Figure B.1 (b) Port 1 Block Diagram (Pin P13) Rev. 1.00 May 30, 2008 Page 456 of 484 REJ09B0436-0100 Appendix Timer F module SBY TMOFH (P12) TMOFL (P11) PUCR1n VCC P1n PDR1n VSS PCR1n PDR1: PCR1: PMR1: PUCR1: Port data register 1 Port control register 1 Port mode register 1 Port pull-up control register 1 n= 2, 1 Figure B.1 (c) Port 1 Block Diagram (Pin P12, P11) Rev. 1.00 May 30, 2008 Page 457 of 484 REJ09B0436-0100 Internal data bus VCC PMR1n Appendix Timer A module SBY TMOW PUCR10 VCC VCC PMR10 P10 PDR10 VSS PCR10 PDR1: PCR1: PMR1: PUCR1: Port data register 1 Port control register 1 Port mode register 1 Port pull-up control register 1 Figure B.1 (d) Port 1 Block Diagram (Pin P10) Rev. 1.00 May 30, 2008 Page 458 of 484 REJ09B0436-0100 Internal data bus Appendix B.2 Block Diagrams of Port 3 SBY PUCR3n VCC VCC P3n PDR3n VSS PCR3n Internal data bus AEC module AEVH(P36) AEVL(P37) PMR3n PDR3: PCR3: PMR3: Port data register 3 Port control register 3 Port mode register 3 PUCR3: Port pull-up control register 3 n=7 to 6 Figure B.2 (a) Port 3 Block Diagram (Pin P37 to P36) Rev. 1.00 May 30, 2008 Page 459 of 484 REJ09B0436-0100 Appendix SBY PUCR35 SCINV1 VCC VCC SPC31 SCI31 module TXD31 P35 PDR35 PCR35 VSS PDR3: PCR3: Port data register 3 Port control register 3 PUCR3: Port pull-up control register 3 SCINV1: Bit 1 of serial port control register (SPCR) SPC31: Bit 4 of serial port control register (SPCR) Figure B.2 (b) Port 3 Block Diagram (Pin P35) Rev. 1.00 May 30, 2008 Page 460 of 484 REJ09B0436-0100 Internal data bus Appendix SBY PUCR34 VCC VCC SCI31 module RE31 RXD31 P34 PDR34 PCR34 VSS SCINV0 PDR3: PCR3: Port data register 3 Port control register 3 PUCR3: Port pull-up control register 3 SCINV0: Bit 0 of serial port control register (SPCR) Figure B.2 (c) Port 3 Block Diagram (Pin P34) Rev. 1.00 May 30, 2008 Page 461 of 484 REJ09B0436-0100 Internal data bus Appendix SBY PUCR33 SCI31 module VCC VCC SCKIE31 SCKOE31 SCKO31 SCKI31 P33 PDR33 PCR33 VSS PDR3: PCR3: Port data register 3 Port control register 3 PUCR3: Port pull-up control register 3 Figure B.2 (d) Port 3 Block Diagram (Pin P33) Rev. 1.00 May 30, 2008 Page 462 of 484 REJ09B0436-0100 Internal data bus Appendix SBY PUCR32 VCC PMR32 VCC P32 PDR32 VSS PCR32 PDR3: PCR3: Port data register 3 Port control register 3 PMR3: Port mode register 3 PUCR3: Port pull-up control register 3 Figure B.2 (e-1) Port 3 Block Diagram (Pin P32 in the Mask ROM Version) Rev. 1.00 May 30, 2008 Page 463 of 484 REJ09B0436-0100 Internal data bus Appendix SBY Reset signal (low level during reset) PUCR32 VCC PMR32 Internal data bus VCC P32 PDR32 VSS PCR32 PDR3: PCR3: Port data register 3 Port control register 3 PMR3: Port mode register 3 PUCR3: Port pull-up control register 3 Figure B.2 (e-2) Port 3 Block Diagram (Pin P32 in the Flash Memory Version) Rev. 1.00 May 30, 2008 Page 464 of 484 REJ09B0436-0100 Appendix SBY PMR27 PUCR31 VCC VCC P31 PDR31 VSS PCR31 Internal data bus Timer C module UD Subclock oscillator Clock input PMR31 PDR3: PCR3: PMR3: PMR2: PUCR3: Port data register 3 Port control register 3 Port mode register 3 Port mode register 2 Port pull-up control register 3 Figure B.2 (f) Port 3 Block Diagram (Pin P31) Rev. 1.00 May 30, 2008 Page 465 of 484 REJ09B0436-0100 Appendix PWM module SBY PWM PUCR30 VCC VCC PMR30 P30 PDR30 VSS PCR30 PDR3: PCR3: Port data register 3 Port control register 3 PMR3: Port mode register 3 PUCR3: Port pull-up control register 3 Figure B.2 (g) Port 3 Block Diagram (Pin P30) Rev. 1.00 May 30, 2008 Page 466 of 484 REJ09B0436-0100 Internal data bus Appendix B.3 Block Diagrams of Port 4 PMR33 Internal data bus P43 IRQ0 PMR3: Port mode register 3 Figure B.3 (a) Port 4 Block Diagram (Pin P43) Rev. 1.00 May 30, 2008 Page 467 of 484 REJ09B0436-0100 Appendix SBY SCINV3 VCC SPC32 SCI32 module TXD32 P42 PDR42 Internal data bus PCR42 VSS PDR4: PCR4: SPC32: Port data register 4 Port control register 4 Bit 5 of serial port control register (SPCR) SCINV3: Bit 3 of serial port control register (SPCR) Figure B.3 (b) Port 4 Block Diagram (Pin P42) Rev. 1.00 May 30, 2008 Page 468 of 484 REJ09B0436-0100 Appendix SBY VCC SCI32 module RE32 RXD32 P41 PDR41 Internal data bus PCR41 VSS SCINV2 PDR4: PCR4: Port data register 4 Port control register 4 SCINV2: Bit 2 of serial port control register (SPCR) Figure B.3 (c) Port 4 Block Diagram (Pin P41) Rev. 1.00 May 30, 2008 Page 469 of 484 REJ09B0436-0100 Appendix SBY SCI32 module VCC SCKIE32 SCKOE32 SCKO32 SCKI32 P40 PDR40 Internal data bus PCR40 VSS PDR4: Port data register 4 PCR4: Port control register 4 Figure B.3 (d) Port 4 Block Diagram (Pin P40) Rev. 1.00 May 30, 2008 Page 470 of 484 REJ09B0436-0100 Appendix B.4 Block Diagram of Port 5 SBY PUCR5n VCC VCC PMR5n P5n PDR5n VSS PCR5n Internal data bus WKPn PDR5: PCR5: Port data register 5 Port control register 5 PMR5: Port mode register 5 PUCR5: Port pull-up control register 5 n = 7 to 0 Figure B.4 Port 5 Block Diagram Rev. 1.00 May 30, 2008 Page 471 of 484 REJ09B0436-0100 Appendix B.5 Block Diagram of Port 6 SBY PUCR6n VCC VCC PDR6n PCR6n P6n VSS PDR6: PCR6: Port data register 6 Port control register 6 PUCR6: Port pull-up control register 6 n = 7 to 0 Figure B.5 Port 6 Block Diagram Rev. 1.00 May 30, 2008 Page 472 of 484 REJ09B0436-0100 Internal data bus Appendix B.6 Block Diagram of Port 7 SBY VCC PCR7n P7n VSS PDR7: Port data register 7 PCR7: Port control register 7 n = 7 to 0 Figure B.6 Port 7 Block Diagram Rev. 1.00 May 30, 2008 Page 473 of 484 REJ09B0436-0100 Internal data bus PDR7n Appendix B.7 Block Diagrams of Port 8 SBY PDR8n PCR8n P8n VSS PDR8: Port data register 8 PCR8: Port control register 8 n= 7 to 0 Figure B.7 Port 8 Block Diagram Rev. 1.00 May 30, 2008 Page 474 of 484 REJ09B0436-0100 Internal data bus VCC Appendix B.8 Block Diagram of Port A SBY VCC PDRAn Internal data bus PCRAn PAn VSS PDRA: Port data register A PCRA: Port control register A n = 3 to 0 Figure B.8 Port A Block Diagram Rev. 1.00 May 30, 2008 Page 475 of 484 REJ09B0436-0100 Appendix B.9 Block Diagram of Port B Internal data bus PBn A/D module DEC AMR3 to AMR0 VIN n = 7 to 0 Figure B.9 Port B Block Diagram Rev. 1.00 May 30, 2008 Page 476 of 484 REJ09B0436-0100 Appendix C. Port States in the Different Processing States Port States Overview Sleep Retained Retained Retained Retained Retained Retained Retained Retained High impedance Subsleep Retained Retained Retained Retained Retained Retained Retained Retained High impedance Standby High 1 impedance* High 1 impedance* High impedance High 1 impedance* High impedance High impedance High impedance High impedance High impedance Watch Retained Retained Retained Retained Retained Retained Retained Retained High impedance Subactive Functions Functions Functions Functions Functions Functions Functions Functions High impedance Active Functions Functions Functions Functions Functions Functions Functions Functions High impedance Table C.1 Port P17 to P10 P37 to P30 P43 to P40 P57 to P50 P67 to P60 P77 to P70 P87 to P80 PA3 to PA0 PB7 to PB0 Reset High impedance High 2 impedance* High impedance High impedance High impedance High impedance High impedance High impedance High impedance Notes: 1. High level output when MOS pull-up is in on state. 2. On-chip pull-up MOS turns on for pin P32 only (Flash Memory Version). Rev. 1.00 May 30, 2008 Page 477 of 484 REJ09B0436-0100 Appendix D. List of Product Codes Product Code Lineup Product Code Mask ROM versions Regular products Wide-range specification products H8/38533 Mask ROM versions Regular products Wide-range specification products H8/38534 Mask ROM versions Regular products Wide-range specification products Flash memory versions Regular products Wide-range specification products HD64338532H HD64338532W HD64338532HW HD64338532WW HD64338533H HD64338533W HD64338533HW HD64338533WW HD64338534H HD64338534W HD64338534HW HD64338534WW HD64F38534H HD64F38534W HD64F38534HW HD64F38534WW Mark Code 38532H 38532W 38532H 38532W 38533H 38533W 38533H 38533W 38534H 38534W 38534H 38534W F38534H F38534W F38534H F38534W Package (Package Code) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) Table D.1 Product Type H8/38537 H8/38532 Group Rev. 1.00 May 30, 2008 Page 478 of 484 REJ09B0436-0100 Appendix Package (Package Code) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) 80-pin QFP (FP-80A) 80-pin TQFP (TFP-80C) Product Type H8/38537 H8/38535 Group Mask ROM versions Regular products Wide-range specification products H8/38536 Mask ROM versions Regular products Wide-range specification products H8/38537 Mask ROM versions Regular products Wide-range specification products Flash memory versions Regular products Wide-range specification products Product Code HD64338535H HD64338535W HD64338535HW HD64338535WW HD64338536H HD64338536W HD64338536HW HD64338536WW HD64338537H HD64338537W HD64338537HW HD64338537WW HD64F38537H HD64F38537W HD64F38537HW HD64F38537WW Mark Code 38535H 38535W 38535H 38535W 38536H 38536W 38536H 38536W 38537H 38537W 38537H 38537W F38537H F38537W F38537H F38537W Rev. 1.00 May 30, 2008 Page 479 of 484 REJ09B0436-0100 Appendix E. Package Dimensions Dimensional drawings of the packages FP-80A and TFP-80C are shown in figures E.1 and E.2, below. JEITA Package Code P-QFP80-14x14-0.65 RENESAS Code PRQP0080JB-A Previous Code FP-80A/FP-80AV MASS[Typ.] 1.2g HD *1 D 60 41 61 40 bp b1 NOTE) 1. DIMENSIONS"*1"AND"*2" DO NOT INCLUDE MOLD FLASH 2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET. c1 *2 HE E c Terminal cross section ZE Reference Dimension in Millimeters Symbol 80 21 1 ZD 20 A2 F A1 L L1 Detail F e *3 y bp x M D E A2 HD HE A A1 bp b1 c c1 e x y ZD ZE L L1 Nom Max 14 14 2.70 16.9 17.2 17.5 16.9 17.2 17.5 3.05 0.00 0.10 0.25 0.24 0.32 0.40 0.30 0.12 0.17 0.22 0.15 0 8 0.65 0.12 0.10 0.83 0.83 0.5 0.8 1.1 1.6 Min Figure E.1 FP-80A Package Dimensions Rev. 1.00 May 30, 2008 Page 480 of 484 REJ09B0436-0100 A c Appendix JEITA Package Code P-TQFP80-12x12-0.50 RENESAS Code PTQP0080KC-A Previous Code TFP-80C/TFP-80CV MASS[Typ.] 0.4g HD *1 D 41 60 61 40 bp b1 c1 NOTE) 1. DIMENSIONS"*1"AND"*2" DO NOT INCLUDE MOLD FLASH 2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET. *2 HE E c Terminal cross section 80 21 ZE Reference Dimension in Millimeters Symbol 1 ZD Index mark 20 A2 F A1 L L1 e *3 y bp Detail F x M D E A2 HD H1 A A1 bp b1 c c1 e x y ZD ZE L L1 Nom Max 12 12 1.00 13.8 14.0 14.2 13.8 14.0 14.2 1.20 0.00 0.10 0.20 0.17 0.22 0.27 0.20 0.12 0.17 0.22 0.15 0 8 0.5 0.10 0.10 1.25 1.25 0.4 0.5 0.6 1.0 Min Figure E.2 TFP-80C Package Dimensions A Rev. 1.00 May 30, 2008 Page 481 of 484 REJ09B0436-0100 c Appendix Rev. 1.00 May 30, 2008 Page 482 of 484 REJ09B0436-0100 Index A ADRRH .................................................. 352 ADRRL................................................... 352 ADSR ..................................................... 354 AMR ....................................................... 352 IRR1.......................................................... 68 IRR2.......................................................... 69 IWPR ........................................................ 72 L B BRR ........................................................ 303 LCR......................................................... 370 LCR2....................................................... 372 LPCR ...................................................... 368 C CKSTPR1 ........212, 220, 234, 251, 308, 355 CKSTPR2 ....................... 269, 279, 345, 374 CWOSR.................................................. 212 O OCRF ...................................................... 228 OCRFH ................................................... 228 OCRFL.................................................... 228 E EBR ........................................................ 130 ECCSR ................................................... 275 ECH ........................................................ 278 ECL......................................................... 279 P PCR1....................................................... 162 PCR3....................................................... 170 PCR4....................................................... 179 PCR5....................................................... 182 PCR6....................................................... 186 PCR7....................................................... 190 PCR8....................................................... 193 PCRA ...................................................... 196 PDR1....................................................... 162 PDR3....................................................... 170 PDR4....................................................... 178 PDR5....................................................... 182 PDR6....................................................... 186 PDR7....................................................... 190 PDR8....................................................... 193 PDRA...................................................... 196 PDRB...................................................... 199 PMR1 ...................................................... 163 PMR2 ...................................................... 173 Rev. 1.00 May 30, 2008 Page 483 of 484 REJ09B0436-0100 F FENR...................................................... 132 FLMCR1................................................. 126 FLMCR2................................................. 129 FLPWCR ................................................ 131 I ICRGF .................................................... 248 ICRGR.................................................... 248 IEGR......................................................... 63 IENR1....................................................... 65 IENR2....................................................... 66 PMR3.............................................. 171, 270 PMR5...................................................... 183 PUCR1.................................................... 162 PUCR3.................................................... 171 PUCR5.................................................... 182 PUCR6.................................................... 187 PWCR..................................................... 343 PWDRL .................................................. 344 PWDRU.................................................. 344 T TCA ........................................................ 211 TCC ........................................................ 219 TCF ......................................................... 227 TCFH ...................................................... 227 TCFL....................................................... 227 TCG ........................................................ 247 TCRF ...................................................... 229 TCSRF .................................................... 231 TCSRW................................................... 266 TCW ....................................................... 269 TDR ........................................................ 290 TLC......................................................... 219 TMA ....................................................... 209 TMC........................................................ 217 TMG ....................................................... 249 TSR......................................................... 290 R RDR........................................................ 289 RSR ........................................................ 289 S SCR3 ...................................................... 294 SMR........................................................ 291 SPCR .............................................. 201, 309 SSR......................................................... 298 SYSCR1 ................................................. 100 SYSCR2 ................................................. 102 W WEGR....................................................... 72 Rev. 1.00 May 30, 2008 Page 484 of 484 REJ09B0436-0100 Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8/38537 Group Publication Date: Rev.1.00, May 30, 2008 Published by: Sales Strategic Planning Div. Renesas Technology Corp. Edited by: Customer Support Department Global Strategic Communication Div. Renesas Solutions Corp. 2008. Renesas Technology Corp., All rights reserved. Printed in Japan. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan RENESAS SALES OFFICES Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145 http://www.renesas.com Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510 Colophon 6.2 H8/38537 Group Hardware Manual |
Price & Availability of H838532
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |